- * DIRECT MEMORY ACCESS (DMA)
- > DMA is an 1/0 technique commonly used for high-speed data transfer.

Ex- Transfer b/n system memoy & a floopby disk.

- To status check I/o & interrupt I/o, the data transfer is relatively slow because each instruction needs to be fetched & executed.
- -> In DMA, the MPV releases the control of the buses to a device Called a DMA Controller.
- The Controller manages the data transfer b/w memory and a peripheral under its Control, thus by passing the MPV.
- -> During DMA operation, two signals of 8085 will be used.

LO HOLD LO HLDA (Hold Acknowledge)

HOLD

- -> This is an active high imput lignal to the 8085.
- -> After receiving the HOLD request, the MPV redinguish the buses in the following machine cycle.
- -> All bouses one tri-stated and the Hold Acknowledge (HLDA) signal is sent out.
- -> The MPU regains the Control of the Buses after HOLD.

HLDA


Is This is our active high of signal indicating that the MPU is relinquishing control of the Buses.

* 8237 DMA Controller

- -> It is a programmable DITA 40- bin backage IC.
- -> It has four independent channels with each channel capable of transferring 64K bytes.
- -) It must interface with two types of devices.

LIMPU (Microprocessar Unit) La Peripherals

DMA Channels And Interfacing



-> The 8237 has four independent chernel LS CHO L) CHI I LS CH2 EXPERIENCE MORE & BING CO LO CH3


- Internally, two 16-bit registers are associated with each channel.

is one is used to load a starting Address of the byte to be copied.

Ly Second is used to load a count of the no. of bytes to be copied.

-> The addresses of these registers are determined by four Address lines, (Az to Ao) & chip Select (CS) signal (A7 to A4).

-> Address of internal registers range from 00 to 0FH as follows: DECKEY THE DATA CHEM, I KEN LLOVES



DMA SIGNALS

- -> There are various signals are available as follows.
 - 1) DREQO-DREQ3 (DMA Request)
 - -> These are four independent, asynchronous input signals to the DMA channels from peripherals (floppy disk/Hard disk).
- -> To obtain DMA service, a request is generated by activating the DREQ line of the channel.

- 2) DACKO-DACK3 (DMA Acknowledge)
- -> These are ofp lines to inform the individual peripherals that a DMA is granted.
- -> DRES 4 DACK are equivalent to handshake signals in
- 3) AEN and ADSTB (Address Enable & Address Strobe):
- -> These are active high of prignals that are used to latch a high-order address byte to generate a 16-bit address.
- 4) MEMR and MEMW (Memay Read & Memay Write)
- -> These are of prignals used during DMA cycle to write and Read from memory.
- 5) A3-A0 & A7-A4 Addresses
- -> Az-Ao one bidirectional address lines.
- -, During the DMA cycle, these lines are used to as c/p lines to generate low-order address that is combined with the remaining address lines A7-A4.
- 6) HRB 4 HLDA (Hold Request & Hold Acknowledge)
- -> HRB in an ofp signal used to request the MPU Control of the system bus.
- After receiving the HRB, the MPU completes the bus cycle in process & issues the HLDA signal.


- Linear Day and a few a west to the Court

Dengille Before tempological and abushasis. Inch the supplies the

Wischer 34 Tilles Belle 19 Clarketing in a Plane and American

theretoe all is the vertice to anyon a popular and institute if

SYSTEM INTERPACE



→ The DMA is used to transfer duta bytes b/w I/o fsystem memory at high speed.

-) It includes

4 8 data lines

4 four Control signal (IOR, IOW, MEMR & MEMW)

-> It needs 16 address lines to access 64k bytes, therefore an additional sight lines must be generated as shown in fig.