

Noida Institute of Engineering and Technology, Greater Noida

Control Unit

Unit: 3

Computer Organization & Architecture(ACSE0305)

B Tech 3rd Sem



Pradeep Kumar
Assistant Professor
CSE
Department



CSE 3rd Semester Evaluation Scheme

EVALUATION SCHEME SEMESTER-III

Sl.	Subject	Subject Name	Periods		Evaluation Schemes			End Semester		Total	Credit		
No.	Codes	Subject Name		L T P		CT	TA	TOTAL PS		TE	PE	10111	Creat
	WEEKS COMPULSORY INDUCTION PROGRAM												
1	AAS0301A	Engineering Mathematics III		1	0	30	20	50		100		150	4
2	ACSE0306	Discrete Structures	3	0	0	30	20	50		100		150	3
3	ACSE0304	Digital Logic & Circuit Design		0	0	30	20	50		100		150	3
4	ACSE0301	Data Structures		1	0	30	20	50		100		150	4
5	ACSE0302	Object Oriented Techniques using Java		0	0	30	20	50		100		150	3
6	ACSE0305	Computer Organization & Architecture		0	0	30	20	50		100		150	3
7	ACSE0354	Digital Logic & Circuit Design Lab	0	0	2				25		25	50	1
8	ACSE0351	Data Structures Lab	0	0	2				25		25	50	1
9	ACSE0352	Object Oriented Techniques using Java Lab		0	2				25		25	50	1
10	ACSE0359	Internship Assessment-I		0	2				50			50	1
11	ANC0301/ ANC0302	Cyber Security*/ Environmental Science*(Non	2	0	0	30	20	50		50		100	0



Syllabus

UNIT-I Introduction 8 Hours

Computer Organization and Architecture, Functional units of digital system and their interconnections, buses, bus architecture, types of buses and bus arbitration and it's types. Register, bus and memory transfer. Process or organization, general registers organization, stack organization and address in g modes.

UNIT-II ALU Unit 8 Hours

Arithmetic and logic unit: Lookahead carries adders. Multiplication: Signed operand multiplication, Booth's algorithm and array multiplier. Division and logic operations. Floating point arithmetic operation, Arithmetic & logic unit design. IEEE Standard for Floating Point Numbers.

UNIT-III Control Unit 8 Hours

Control Unit: Instruction types, formats, instruction cycles and sub cycles (fetch and execute etc.), micro-operations, execution of a complete instruction. Program Control, Reduced Instruction Set Computer, Complex Instruction Set Computer, Pipelining. Hardwire and microprogrammed control, Concept of horizontal and vertical microprogramming, Flynn's classification.

UNIT-IV Memory Unit 8 Hours

Memory: Basic concept and hierarchy, semiconductor RAM memories, 2D & 2 1/2D memory organization. ROM memories. Cache memories: concept and design issues & performance, address mapping and replacement Auxiliary memories: magnetic disk, magnetic tape and optical disks Virtual memory: concept implementation, Memory Latency, Memory Bandwidth, Memory Seek Time.

UNIT-V Input/Output 8 Hours

Peripheral devices, I/O interface, I/O ports, Interrupts: interrupt hardware, types of interrupts and exceptions. Modes of Data Transfer: Programmed I/O, interrupt initiated I/O and Direct Memory Access. ,I/O channels and processors. Serial Communication: Synchronous & asynchronous communication.

Pradeep Kumar ACSE0305 COA Unit 3



Course Objective

 The objective of this course is to understand the types of organizations, structures and functions of computer, design of arithmetic and logic unit and float point arithmetic as well as to understand the concepts of memory system, communication with I/O devices and interfaces



Course Outcome

Understand the basic structure and operation of a digital computer system.

Analyze the design of arithmetic & logic unit and understand the fixed point and floating-point arithmetic operations.

Implement control unit techniques and the concept of Pipelining

Understand the hierarchical memory system, cache memories and virtual memory.

Understand different ways of communicating with I/O devices and standard I/O interfaces.



Program Outcome

- 1. Engineering knowledge
- 2. Problem analysis
- 3. Design/development of solutions
- 4. Conduct investigations of complex problems
- 5. Modern tool usage
- 6. The engineer and society
- 7. Environment and sustainability
- 8. Ethics
- 9. Individual and team work
- 10. Communication
- 11. Project management and finance
- 12. Life-long learning



CO-PO Mapping

COMPUTER ORGANIZATION AND ARCHITECTURE (ACSE0305)

CO.K	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
ACSE0305.3	3	2	2	1	2	2	1	1	2	2	1	2



Program Specific Outcome

On successful completion of graduation degree, The computer Science & Engineering graduates will be able to:

PSO1: identify, analyze real world problems and design their ethical solutions using artificial intelligence, robotics, virtual/augmented reality, data analytics, block chain technology, and cloud computing.

PSO2: design and develop the hardware sensor devices and related interfacing software systems for solving complex engineering problems.

PSO 3: understand inter-disciplinary computing techniques and to apply them in the design of advanced computing.

PSO 4: conduct investigation of complex problem with the help of technical, managerial, leadership qualities, and modern engineering tools provided by industry sponsored laboratories.



CO- PSO Mapping

COMPUTER ORGANIZATION AND ARCHITECTURE (ACSE0305)

CO.K	PSO1	PSO2	PSO3	PSO4
ACSE0305.3	3	3	3	2



Program Educational Objectives

PEO 1: To have an excellent scientific and engineering breadth so as to comprehend, analyze, design and provide sustainable solutions for real-life problems using state-of-the-art technologies.

PEO 2: To have a successful career in industries, to pursue higher studies or to support entrepreneurial endeavors and to face the global challenges.

PEO 3:To have an effective communication skills, professional attitude, ethical values and a desire to learn specific knowledge in emerging trends, technologies for research, innovation and product development and contribution to society.

PEO 4: To have life-long learning for up-skilling and re-skilling for successful professional career as engineer, scientist, entrepreneur and bureaucrat for betterment of society.

Pradeep Kumar ACSE0305 COA Unit 3



Prerequisite and Recap

Arithmetic Logic Unit

12/24/2022 Pradeep Kumar ACSE0305 COA Unit 3 11

GET FUTURE READY

Content

12

Control Unit:

- ➤ Instruction types, formats
- Instruction cycles and sub cycles (fetch and execute etc)
- ➤ Micro operations
- Execution of a complete instruction.
- ➤ Program Control
- ➤ Reduced Instruction Set Computer
- ➤ Pipelining
- > Hardwire and micro programmed control
- ➤ Micro programmed sequencing
- Concept of horizontal and vertical microprogramming.



Unit Objective

- Implementation of control unit techniques and the concept of Pipelining.
- Study of Instruction, types of instruction, format of instruction, Cycle and sub cycle, micro operation.



Control unit (CU) of a processor translates from machine instructions to the control signals for the microoperations that implement them Control units are implemented in one of two ways

Hardwired Control

CU is made up of sequential and combinational circuits to generate the control signals

Microprogrammed Control

A control memory on the processor contains microprograms that activate the necessary control signals


We will consider a hardwired implementation of the control unit for the Basic Computer



- •Control Unit is the part of the computer's central processing unit (CPU), which directs the operation of the processor.
- •It is the responsibility of the Control Unit to tell the computer's memory, arithmetic/logic unit and input and output devices how to respond to the instructions that have been sent to the processor.

•A control unit works by receiving input information to which it converts into control signals, which are then sent to the central

processor.



Block Diagram of the Control Unit



Functions of the Control Unit

- ▶It coordinates the sequence of data movements into, out of, and between a processor's many sub-units.
- It interprets instructions.
- It controls data flow inside the processor.
- It receives external instructions or commands to which it converts to sequence of control signals.
- ▶It controls many execution units(i.e. ALU, data buffers and registers) contained within a CPU.
- ► It also handles multiple tasks, such as fetching, decoding, execution handling and storing results.

Types of the Control Unit

There are two types of control units:


Hardwired control unit and

Micro programmable control unit.

Unit 3



Control unit of Basic Computer




Unit 3



Example:


$$D_3T_4$$
:SC \leftarrow 0



Example of control timing signals



•HARDWIRED/MICROPROGRAMMED




Pradeep Kumar ACSE0305 COA Unit 3 19



Hardwired control unit

➤It In the hardwired organization, the control logic is implemented with gates, flip-flops, decoders, and other digital circuits. It has the advantage that it can be optimized to produce a fast mode of operation.

The hardwired control, as the name implies, requires changes in the wiring among the various components if the design has to be modified or changed.






Microprogrammed control unit

- ➤ It In the microprogrammed organization, the control information is stored in a control memory.
- The control memory is programmed to initiate the required sequence of microoperations.

➤In the microprogrammed control, any required changes or modifications can be done by updating the microprogram in control memory.

Microinstruction From main



Unit 3



Hardwired/Microprogrammed

Sr. No	Attribute	Hardwired	Microprogrammed	
1	Speed	Fast	Slow	
2	Cost of implementation	More	Cheaper	
3 Implementation approach		Sequential circuit	Programming	
4	Flexibility	Not flexible	Flexible	
5	Ability to handle complex instruction	Difficult	Easier	
6	Design process	Complicated	Systematic	
7 Decoding and sequencing logic		Complex	Easy	
8	Application	RISC μp	CISC µp	
9	Control memory	Absent	Present	
10	Chip area	Less	more	

12/24/2022 22



Instruction


Program

- A sequence of (machine) instructions
- (Machine) Instruction
 - A group of bits that tell the computer to perform a specific operation (a sequence of micro-operation)
- The instructions of a program, along with any needed data are stored in memory
- The CPU reads the next instruction from memory
- It is placed in an Instruction Register (IR)
- Control circuitry in control unit then translates the instruction into the sequence of micro operations necessary to implement it




- In the Basic Computer, bit 15 of the instruction specifies the addressing mode (0: direct addressing, 1: indirect addressing)
- Since the memory words, and hence the instructions, are 16 bits long, that leaves 3 bits for the instruction's opcode

Instruction Format





Basic Computer Instruction Format





100	Hex	Code				
Symbol $I = 0$ $I = 1$			Description			
AND	0xxx 8xxx		AND memory word to AC			
ADD	1xxx 9xxx		Add memory word to AC			
LDA	2xxx	Axxx	Load AC from memory			
STA	3xxx	Bxxx	Store content of AC into memory			
BUN	4xxx	Cxxx	Branch unconditionally			
BSA	5xxx	Dxxx	Branch and save return address			
ISZ	6xxx	Exxx	Increment and skip if zero			
CLA	78	00	Clear AC			
CLE	7400		Clear E			
CMA	72	00	Complement AC			
CME	7100		Complement E			
CIR	7080		Circulate right AC and E			
CIL	7040		Circulate left AC and E			
INC	7020		Increment AC			
SPA	7010		Skip next instr. if AC is positive			
SNA	70	80	Skip next instr. if AC is negative			
SZA	70	04	Skip next instr. if AC is zero			
SZE	70	02	Skip next instr. if E is zero			
HLT	HLT 7001		Halt computer			
INP	F800		Input character to AC			
OUT	F400		Output character from AC			
SKI	F200		Skip on input flag			
SKO	F100		Skip on output flag			
ION	F080		Interrupt on			
IOF F040		40	Interrupt off			



Three-Address Instructions

ADD R1, R2, R3

 $R3 \leftarrow [R1] + [R2]$

Two-Address Instructions

ADD R1, R2

 $R2 \leftarrow [R1] + [R2]$

One-Address Instructions

– ADD M

 $AC \leftarrow AC + [M]$

Zero-Address Instructions

ADD

 $TOS \leftarrow [TOS] + [(TOS - 1)]$

RISC Instructions

Lots of registers. Memory is restricted to Load & Store





Example: Evaluate X = (A+B) * (C+D)

Three-Address

; R1
$$\leftarrow$$
 [A] + [B]

; R2
$$\leftarrow$$
 [C] + [D]

;
$$X \leftarrow [R1] * [R2]$$

Example: Evaluate X = (A+B) * (C+D)

Two-Address

; R1
$$\leftarrow$$
 [A]

;
$$R1 \leftarrow [R1] + [B]$$

; R2
$$\leftarrow$$
 [C]

;
$$R2 \leftarrow [R2] + [D]$$

;
$$R1 \leftarrow [R1] * [R2]$$

$$; X \leftarrow [R1]$$



Example: Evaluate X = (A+B) * (C+D)

- One-Address
 - 1. LOAD A
 - 2. ADD B
 - 3. STORE T
 - 4. LOAD C
 - 5. ADD D
 - 6. MUL T
 - 7. STORE X

- ; $AC \leftarrow [A]$
- ; AC \leftarrow [AC] + [B]
- ; $T \leftarrow [AC]$
- ; AC \leftarrow [C]
- ; $AC \leftarrow [AC] + [D]$
- ; AC \leftarrow [AC] * [T]
- ; $X \leftarrow [AC]$

Example: Evaluate X = (A+B) * (C+D)

- Zero-Address
 - 1. PUSH A
 - 2. PUSH B
 - 3. ADD
 - 4. PUSH C
 - 5. PUSH D
 - 6. ADD
 - MUL
 - 8. POP X

- ; TOS \leftarrow [A]
- ; TOS \leftarrow [B]
- ; TOS \leftarrow [A] + [B]
- ; TOS \leftarrow [C]
- ; TOS \leftarrow [D]
- ; TOS \leftarrow [C] + [D]
- ; TOS \leftarrow (C+D)*(A+B)
- ; $X \leftarrow [TOS]$



Instruction Types

Functional Instructions

- Arithmetic, logic, and shift instructions
- ADD, CMA, INC, CIR, CIL, AND, CLA

Transfer Instructions

- Data transfers between the main memory and the processor registers
- LDA, STA

Control Instructions

- Program sequencing and control
- BUN, BSA, ISZ

Input/Output Instructions

- Input and output
- INP, OUT



Instruction Cycle & Sub Cycle


- In Basic Computer, a machine instruction is executed in the following cycle:
 - Fetch an instruction from memory
 - Decode the instruction
 - Read the effective address from memory if the instruction has an indirect address
 - Execute the instruction
- After an instruction is executed, the cycle starts again at step 1, for the next instruction
- Note: Every different processor has its own (different) instruction cycle



Fetch and Decode


Fetch and Decode

```
T0: AR \leftarrow PC \ (S_0S_1S_2=010, T0=1)
T1: IR \leftarrow M \ [AR], \ PC \leftarrow PC + 1 \ (S0S1S2=111, T1=1)
T2: D0, \ldots, D7 \leftarrow Decode \ IR(12-14), \ AR \leftarrow IR(0-11), \ I \leftarrow IR(15)
```






Instruction Cycle






Instruction Cycle

FLOWCHART FOR MEMORY REFERENCE INSTRUCTIONS





Instruction Cycle with Interrupt



Pradeep Kumar

ACSE0305 COA


Unit 3



Instruction Cycle & Sub Cycle

Instruction Cycle

- •The time period during which one instruction is fetched from memory and executed when a computer is given an instruction in machine language.
- •There are typically four stages of an instruction cycle that the CPU carries out:





Instruction Cycle & Sub Cycle

Instruction Cycle

There are typically four stages of an instruction cycle that the CPU carries out:

- •Fetch the instruction from memory. This step brings the instruction into the *instruction register*, a circuit that holds the instruction so that it can be decoded and executed.
- Decode the instruction.
- •Read the effective address from memory if the instruction has an indirect address.
- •Execute the instruction.



12/24/2022

Execution of Complete Instruction

Execution of a Complete Instructions:

We have discussed about four different types of basic operations:

- Fetch information from memory to CPU
- Store information to CPU register to memory
- Transfer of data between CPU registers.
- Perform arithmetic or logic operation and store the result in CPU registers.

As for example, consider the instruction: "Add contents of memory location NUM to the contents of register R1 and store the result in register R1." For simplicity, assume that the address NUM is given explicitly in the address field of the instruction .That is, in this instruction, direct addressing mode is used.



Execution of Complete Instruction

Execution of this instruction requires the following action:

- 1. Fetch instruction
- 2. Fetch first operand (Contents of memory location pointed at by the address field of the instruction)
- 3. Perform addition
- 4. Load the result into R1.

Following sequence of control steps are required to implement the above operation for the single-bus architecture that we have discussed in earlier section.




Execution of Complete Instruction

Steps	Actions
1.	$\mathrm{PC}_{\mathrm{out}}$, MAR $_{\mathrm{in}}$, Read, Clear Y, Set carry -in to ALU, Add, Z_{in}
2.	Z_{out} , PC_{in} , Wait For MFC
3.	$\mathrm{MDR}_{\mathrm{out}}$, $\mathrm{Ir}_{\mathrm{in}}$
4.	Address-field- of-IR _{out} , MAR _{in} , Read
5.	R1 _{out} , Y _{in} , Wait for MFC
6.	$\mathrm{MDR}_{\mathrm{out}}$, Add , Z_{in}
7.	Z_{out} , $R1_{in}$
8.	END

Unit 3



Micro Programmed Control Organization



Pradeep Kumar ACSE0305 COA Unit 3 41






Fig 3-4: Computer hardware configuration

Pradeep Kumar ACSE0305 COA Unit 3



Microprogram Example

Computer instruction format




Four computer instructions

Symbol	OP-code	Description
ADD	8080	AC+ AC+MEA
BRANCH	0001	If (BC 4 0) then (PC + EA)
STORE	8010	MERAL AC
EXCHANGE	00/11	ACH MEAL MEAL AC

EA is the effective address

Microinstruction Format



F1, F2, F3: Microsperation fields CD: Condition for branching BF: Branch field AD: Address field

10




Instruction Format:

0000	$AC \leftarrow AC + M [EA]$
0001	If $(AC < 0)$ then $(PC \leftarrow EA)$
0010	$M[EA] \leftarrow AC$
0011	$AC \leftarrow M[EA], M[EA] \leftarrow AC$
	0001

Pradeep Kumar

ACSE0305 COA





F1, F2, F3: Microoperation Field, each field 3-bits

CD : Conditional for Branching 2-bits Field

BR : Branch 2-bits Field

AD : Address 7-bits Field






TABLE 7-1 Symbols and Binary Code for Microinstruction Fields

Control

		F1	Microoperatio	on Symbol
		000	None	NOP
		001	$AC \leftarrow AC + I$	OR ADD
		010	$AC \leftarrow 0$	CLRAC
		011	$AC \leftarrow AC + 1$	
		100	$AC \leftarrow DR$	DRTAC
		101	$AR \leftarrow DR(0-1)$.0) DRTAR
		110	$AR \leftarrow PC$	PCTAR
		111	$M[AR] \leftarrow DR$	
		F2	Microoperatio	n Symbol
		000	None	NOP
		001	$AC \leftarrow AC - I$	OR SUB
		010	$AC \leftarrow AC \lor L$	
		011	$AC \leftarrow AC \wedge I$	
		100	$DR \leftarrow M[AR]$	READ
		101	$DR \leftarrow AC$	ACTDR
		110	$DR \leftarrow DR + 1$	
		111	$DR(0-10) \leftarrow P$	
		F3	Microoperatio	n Symbol
		000	None	NOP
		001	$AC \leftarrow AC \oplus D$	
		010	$AC \leftarrow \overline{AC}$	COM
		011	AC ←shl AC	SHL
		100	$AC \leftarrow \operatorname{shr} AC$	SHR
		101	$PC \leftarrow PC + 1$	INCPC
		110	$PC \leftarrow AR$	ARTPC
		111	Reserved	
	CD	Condition	Symbol	Comments
	00	Always = 1	U	Unconditional branch
	01	DR(15)	I	Indirect address bit
	10	AC(15)	S	Sign bit of AC
_	11	AC = 0	Z	Zero value in AC
BR	Sym	bol	Fu	unction
00	JMI		←AD if conditi	
01	CAI	LL CAR	$\leftarrow CAR + 1 \text{ if } c$ $\leftarrow AD, SBR \leftarrow$	condition = 0 CAR + 1 if condition = 1
		CAR -	$\leftarrow CAR + 1 \text{ if } c$	ondition = 0
10	RET	CAR .	←SBR (Return	from subroutine)
11	MA	P CAR	$(2-5) \leftarrow DR(11-$	14), $CAR(0,1,6) \leftarrow 0$
	MILL	can	2-3) - DK(11-	14), $CAR(0,1,6) \leftarrow 0$



Fetch Routine

Fetch routine

- Read instruction from memory
- Decode instruction and update PC

Microinstructions for fetch routine:

```
AR \leftarrow PC

DR \leftarrow M[AR], PC \leftarrow PC + 1

AR \leftarrow DR(0.10), CAR(2.5) \leftarrow DR(0.1.14), CAR(0.14) \leftarrow 0
```

Symbolic microprogram for fetch routine:

FETCH:	ORG 64 PCTAR	U JMP NEXT
* == = = = *	READ, INCPU DRIVAR	U JMP NEXT U MAP

Binary microporgram for fetch routine:

Binum schloren	191	80	F3	CD.	800	AD
10/800-00	3.00	6444	900	80	90	30-000001
101000-01	0.000	1.000	1911	0.0	0.0	30-000030
101000110	100	0.000	999	80	111	0000000

31



Symbolic Microprogram

· Control memory: 128 20-bit words

· First 64 words: Routines for 16 machine instructions

Last 64 words: Used for other purpose (e.g., fetch routine and other subroutines)
 Mapping: OP-code XXXX into 0XXXX00, first address for 16 routines are

0(0 0000 00), 4(0 0001 00), 8, 12, 16, 20, ..., 60

Partial Symbolic Microprogram

Label	Microops	CD	BR	AD)
	ORG 0	21.00		CINO.	200
ADD:	NOP	1	C	ALL	INDRCT
	READ	U	J1	IP	NEXT
	ADD	U	J?	MP .	FETCH
	ORG 4				
BRANCH:	NOP	S	J1	MP.	OVER
	NOP	U	J?	IP.	FETCH
OVER:	NOP	1	C	ALL	INDRCT
	ARTPC	U	J	MP	FETCH
	ORG 8				
STORE:	NOP	1		ALL	INDRCT
	ACTDR	U	J2	IP.	NEXT
	WRITE	U	J?	IP	FETCH
	ORG 12				
EXCHANGE:	NOP	1	C	ALL	INDRCT
	READ	U	J?	IP	NEXT
	ACTDR, DRTAC	U	J1	MP.	NEXT
	WRITE	U	J?	IP.	FETCH
1000000000	ORG 64	200	0.000		
FETCH:	PCTAR	U	J2	IP.	NEXT
	READ, INCPC	U	J.	IP.	NEXT
	DRTAR	U	M	AP	
INDRCT:	READ	U		IP.	NEXT
	DRTAR	U	R	ET	

-22



Binary Microprogram


	Adda	1088		Biotopy	Binary Microinstruction				
Misra Baydine	Control of	Binary	F1	F2	F3.	CO	BR	70	
A00	0	60000000	000	600	000	01	-01	10000011	
	1	00000001	0000	100	0000	100	100	00000010	
	2	00000010	001	000	0000	60	60	1808008	
	2	00000011	000	000	000	80	60	1000000	
BRANCH	4	0000900	000	000	000	10	00	0000110	
	5	0000101	000	600	000	80	-80	1808008	
	- 6	00000110	000	800	0000	0.0	-01	10000011	
	7	0000111	000	900	110	60	60	1808000	
STORE		0001000	000	800	0000	06	40.5	10000011	
	9	0001001	060	909	060	60	60	0801018	
	10	0001010	101	808	0000	60	60	1000000	
	10	00001011	0000	8000	0000	800	100	10000000	
EXCHANGE	12	0001100	080	600	080	01	91	1808011	
	10.	0001101	0.01	0000	0000	100	100	00001110	
	14	0001110	100	909	0000	00	90	0009119	
		0001111	-111	-000	-000			1000000	
PETCH	64	1000000	110	800	000	00	-00	1000001	
	68	10000001	0000	900	101	80	60	10000010	
	66	1000010	101	909	000	00	91	0000000	
INDECT	627	10000011	0000	900	000	00	600	1000100	
	58	1000100	101	900	997	99	90	0000000	

Pradeep Kumar

ACSE0305 COA



Selection Of Address For Control Memory










Table: Input Logic Truth Table for micro-program sequencer

Fee	R	1,	10	7		5.	Load SBR
0	0	0	0	0	0	0	0
0	0	0	0	1	0	1	0
0		0	1	0	0	0	0
0		0	1	1	0	1	4
1	0	1	0	30	1	0	.0
1	1	1	1	×	1	1	0




The operations performed on the data stored in registers known as micro-operations. Example: Shift, Count Clear and Load. The micro-operations are classified as follows.

- 1.Register transfer micro-operations: These type of micro operations are used to transfer from one register to another binary information.
- 2.Arithmetic micro-operations: These micro-operations are used to perform on numeric data stored in the registers some arithmetic operations.
- 3.Logic micro-operations: These micro operations are used to perform bit style operations / manipulations on non numeric data.
- 4.Shift micro operations: As their name suggests they are used to perform shift operations in data store in registers.



- Register transfer micro-operations: These type of micro operations are used to transfer from one register to another binary information.
- 2. Designate information transfer from one register to another by $R2 \leftarrow R1$

If the transfer is to occur only under a predetermined control condition, designate it by If (P = 1) then $(R2 \leftarrow R1)$ or, $P: R2 \leftarrow R1$, where P is a control function that can be either 0 or 1







Arithmetic Micro operations

Example

Addition

 $R3 \leftarrow R1 + R2$

 $R3 \leftarrow R1 - R2 (R1 + R2' + 1)$ Subtraction

Description

Complement (really a logic

operation)

 $R2 \leftarrow -R2 (R2' + 1)$

Negation

 $R1 \leftarrow R1 + 1$

R2 ← R2'

Increment

 $R1 \leftarrow R1 - 1$

Decrement



Logic Micro operations

Logic Micro-Operations: individual bits of registers are operated with other corresponding register bits. Example: the XOR of R2 and R1 is symbolized by

P: R1 ←R1 ⊕R2

Example: R1 = 1010 and R2 = 1100

1010

Content of R1

1100

Content of R2

0110

Content of R1 after P = 1



Shift Micro operations

Shift Micro-Operations: – these operations are used for serial transfer of data. They are also used in conjunction with arithmetic, logic, and other data-processing operation.

The content of register can be shifted to the left or to the right. At the same time the bits are shifted, the flip flop receives the binary information from the serial input.

There are three types of shift micro operation-

1. Logic shift 2. Circular shift 3. Arithmetic shift

Logical Shift:- The symbol "shl" is used for logical shift left and "shr" is used for logical shift right.



12/24/2022


Micro operations


A logical shift is one that transfers 0 through the serial input. We will adopt the symbols shl and shr for logical shift-left and shift-right microoperations. For example:

$$R1 \leftarrow shl R1$$

$$R2 \leftarrow \text{shr } R2$$

A right shift operation






Unit 3




CIRCULAR SHIFT

- In a circular shift the serial input is the bit that is shifted out of the other end of the register.
- A right circular shift operation:



A left circular shift operation:




- In a RTL, the following notation is used
 - cil for a circular shift left
 - cir for a circular shift right
 - Examples:
 - R2 ← cir R2
 - R3 ← cil R3




ARITHMETIC SHIFT

- An arithmetic shift is meant for signed binary numbers (integer)
- An arithmetic left shift multiplies a signed number by two
- An arithmetic right shift divides a signed number by two
- The main distinction of an arithmetic shift is that it must keep the sign of the number the same as it performs the multiplication or division



A right arithmetic shift operation:




A left arithmetic shift operation:



ARITHMETIC SHIFT

 An left arithmetic shift operation must be checked for the overflow



- In a RTL, the following notation is used
 - ashl for an arithmetic shift left
 - ashr for an arithmetic shift right
 - Examples:
 - R2 ← ashr R2
 - R3 ← ashl R3



Concept of horizontal and vertical microprogramming.

Micro-programmed control unit

Micro-programmed control unit can be classified into two types based on the type of Control Word stored in the Control Memory.

- Horizontal micro-programmed control unit
- Vertical micro-programmed control unit.

Horizontal micro-programmed control unit, the control signals are represented in the decoded binary format, i.e., 1 bit/CS. Here 'n' control signals require n bit encoding.

- •In horizontal organization, as mentioned above, you can assume that every bit in the control word corresponds to a control signal.
- Horizontal organization has more control over the potential parallelism of operations in the data path; however, it uses up lots of control store.

Unit 3 12/24/2022 62



12/24/2022

Concept of horizontal and vertical microprogramming.

Vertical micro-programmed control unit, the control signals are represented in the encoded binary format. Here 'n' control signals require $\log_2 n$ bit encoding.


- •In the case of a vertical organization, the signals are grouped and encoded in order to reduce the size of the control word.
- •Vertical organization, on the other hand, is easier to program, not very different from programming a RISC machine in assembly language, but needs extra level of decoding and may slow the machine down.

Pradeep Kumar ACSE0305 COA Unit 3

63



Concept of horizontal and vertical microprogramming.



Pradeep Kumar

ACSE0305 COA

Unit 3



Program Control

- Program control is how a program makes decisions or organizes its activities. Program control typically involves executing particular code based on the outcome of a prior operation or a user input.
- •Program control is how a program makes decisions or organizes its activities. Program control typically involves executing particular code based on the outcome of a prior operation or a user input.
- •A **program control** instruction changes address value in the **PC** and hence the normal flow of execution.
- •Change in **PC** causes a break in the execution of instructions. capability to branch to different **program** segments. Branch (BR) and Jump (JMP) instructions are used sometimes interchangeably but, they are different.

Unit 3 12/24/2022 65



Program Control

Types of Program Control Instructions:

There are different types of Program Control Instructions:

Compare Instruction:

Compare instruction is specifically provided, which is similar t a subtract instruction except the result is not stored anywhere, but flags are set according to the result.

Example: CMP R1, R2;

2. Unconditional Branch Instruction:

It causes an unconditional change of execution sequence to a new location.

Example: JUMP L2 Mov R3, R1 goto L2

3. Conditional Branch Instruction:

A conditional branch instruction is used to examine the values stored in the condition code register to determine whether the specific condition exists and to branch if it does.

Unit 3 12/24/2022 66



12/24/2022

Program Control

Example: Assembly Code: BE R1, R2, L1

Compiler allocates R1 for x and R2 for y

High Level Code: if (x==y) goto L1;

4. Subroutines:

A subroutine is a program fragment that lives in user space, performs a well-defined task. It is invoked by another user program and returns control to the calling program when finished.

Example: CALL and RET

5. Halting Instructions:

NOP Instruction – NOP is no operation. It cause no change in the processor state other than an advancement of the program counter. It can be used to synchronize timing.

HALT – It brings the processor to an orderly halt, remaining in an idle state until restarted by interrupt, trace, reset or external action.

Unit 3



Program Control

6. Interrupt Instructions:

Interrupt is a mechanism by which an I/O or an instruction can suspend the normal execution of processor and get itself serviced.

RESET – It reset the processor. This may include any or all setting registers to an initial value or setting program counter to standard starting location.

TRAP – It is non-maskable edge and level triggered interrupt. TRAP has the highest priority and vectored interrupt.

INTR – It is level triggered and maskable interrupt. It has the lowest priority. It can be disabled by resetting the processor.



➤ Reduced Instruction Set Computer


- ➤RISC is a microprocessor that is designed to perform a smaller number of types of computer instructions so that it can operate at a higher speed (MIPS).
- Since each instruction type that a computer must perform requires additional transistors and circuitry.
- A larger list or set of computer instructions tends to make the microprocessor more complicated and slower in operation.



➤ Reduced Instruction Set Computer

Characteristic of RISC -

- •Simpler instruction, hence simple instruction decoding.
- •Instruction come under size of one word.
- •Instruction take single clock cycle to get executed.
- •More number of general purpose register.
- Simple Addressing Modes.
- •Less Data types.
- Pipeline can be achieved.



RISC Architecture



12/24/2022

≻ Complex Instruction Set Computing

- > It is a CPU design plan based on single commands, which are skilled in executing multi-step operations.
- >A complex instruction set computer is a computer where single instructions can perform numerous low-level operations like a load from memory, an arithmetic operation, and a memory store".
- >CISC has the capacity to perform multi-step operations or addressing modes within one instruction set. It is the CPU design where one instruction works several low-level acts.
- The CISC approach attempts to minimize the number of instructions per program but at the cost of increase in number of cycles per instruction.


$$CPU\ Time = \frac{\textit{Seconds}}{\textit{Program}} = \frac{\textit{Instructions}}{\textit{Program}}\ X \frac{\textit{Cycles}}{\textit{Instructions}}\ X \frac{\textit{Seconds}}{\textit{Cycle}}$$



Reduced Instruction Set Computer

Characteristic of CISC

- •Complex instruction, hence complex instruction decoding.
- •Instruction are larger than one word size.
- •Instruction may take more than single clock cycle to get executed.
- •Less number of general purpose register as operation get performed in memory itself.
- Complex Addressing Modes.
- More Data types.



Unit 3



CISC Vs. RISC

CISC	RISC
CISC architecture gives more importance to hardware	RISC architecture gives more importance to Software
2) Complex instructions.	2) Reduced instructions.
3) It access memory directly	3) It requires registers.
4) Coding in CISC processor is simple.	4) Coding in RISC processor requires more number of lines.
5) As it consists of complex instructions, it take multiple cycles to execute.	5) It consists of simple instructions that take single cycle to execute.
6) Complexity lies in microporgram	6) Complexity lies in compiler.



- ➤ **Pipelining** is a technique where multiple instructions are overlapped during execution.
- ➤ Pipelining is the process of accumulating instruction from the processor through a pipeline.
- It allows storing and executing instructions in an orderly process. It is also known as **pipeline** processing.
- ➤ Pipelining is a process of arrangement of hardware elements of the CPU such that its overall performance is increased.
- ➤ Simultaneous execution of more than one instruction takes place in a pipelined processor.



Pipeline Stages

RISC processor has 5 stage instruction pipeline to execute all the instructions in the RISC instruction set.

➤ Stage 1 (Instruction Fetch)

In this stage the CPU reads instructions from the address in the memory whose value is present in the program counter.

➤ Stage 2 (Instruction Decode)

In this stage, instruction is decoded and the register file is accessed to get the values from the registers used in the instruction.

➤ Stage 3 (Instruction Execute)

In this stage, ALU operations are performed.




➤ Stage 4 (Memory Access)

In this stage, memory operands are read and written from/to the memory that is present in the instruction.

➤ Stage 5 (Write Back)


In this stage, computed/fetched value is written back to the register present in the instructions




Pradeep Kumar

ACSE0305 COA







Pradeep Kumar

ACSE0305 COA

Unit 3



Daily Quiz

- Sketch Instruction cycle and sub cycle
- Write down the main function of control unit
- Perform ashl and ashr for given CSE code 10.
- Define pipelining with example.
- Perform shift micro operation on 1100101.



Weekly Assignment

- Define micro operation, micro instruction, micro program, microcode.
- List the characteristics of RISC and CISC.
- > Differentiate between horizontal and vertical microprogramming.
- Differentiate between hardwired control and micro programmed control. Explain each component of hardwired control unit organization.
- > Explain phases of Instruction cycle.
- What is micro programmed control unit? Explain the basic structure of micro programmed control unit
- > Explain the working of microprogram sequencer with neat diagram.



Faculty Video Links, You tube Courses Details

You tube/other Video Links

- https://www.youtube.com/watch?v=vcvgvqnH7GA
- https://www.youtube.com/watch?v=U62iP8RkZlk
- https://www.youtube.com/watch?v=8b1Cs1Uf6hl
- https://www.youtube.com/watch?v=MSac s-W0pc
- https://www.youtube.com/watch?v=sJdCD APVq8
- https://www.youtube.com/watch?v= EKgwOAAWZA

12/24/2022 80



MCQ

- 1. 1. The decoded instruction is stored in _____
 - a) IR b) PC c) Registers d) MDR
 - 2. Which registers can interact with the secondary storage?
 - a) MAR b) PC c) IR d) R0
 - 3. During the execution of a program which gets initialized first?
 - a) MDR b) IR c) PC d) MAR
 - 4. _____ is used to store data in registers.
 - a) D flip flop b) JK flip flop c) RS flip flop d) None of the mentioned
 - 5. Write the phases of Instruction-----
 - 6 Perform cil and cir on given data 1001.
- 7. Write full form of RISC and CISC-----

Solution 1 a. 2a. 3 c. 4 a



Old Question Papers

BTECH (SEM III) THEORY EXAMINATION 2018-19 COMPUTER ORGANIZATION AND ARCHITECTURE

Time: 3 Hours Total Marks: 70

Note: 1. Attempt all Sections. If require any missing data; then choose suitably.

SECTION A

- 1. Attempt all questions in brief. $2 \times 7 = 14$
 - a. What do you understand by Locality of Reference?
 - b. Which of the following architecture is/are not suitable for realizing SIMD?
 - c. What is the difference between RAM and DRAM?
 - d. What are the difference between Horizontal and vertical micro codes?..
 - e. Describe cycle stealing in DMA.
 - List three types of control signals.
 - g. Define the role of MIMD in computer architecture.

SECTION B

- 2. Attempt any three of the following:
 - a. Evaluate the arithmetic statement X = (A+B)*(C+D) using a general register computer with three address, two address and one address instruction format a program to evaluate the expression
 - b. Perform the division process of 00001111 by 0011(use a dividend of 8 bits).
 - c. A two way set associative eache memory uses blocks of 4 words. The cache can accommodate a total of 2048 words from memory. The main memory size is 128K X 32.
 - i. Formulate all pertinent information required to construct the cache memory.
 - ii. What is the size of cache memory?
 - d. What is associative memory? Explain with the help of a block diagram. Also mention the situation in which associative memory can be effective utilized.
 - e. A Computer uses a memory unit with 256K words of 32 bits each. A binary instruction code is stored in one word of memory. The instruction has four parts: an indirect bit, an operation code, a register code part to specify one of 64 registers and an address part.
 - (i) How many bits are there in the operation code, the register code part and the address part?
 - (ii) Draw the instruction word format and indicate the number of bits in each part.
 - (iii) How many bits are there in the data and address inputs of the memory?

 $7 \times 3 = 21$



Old Question Papers

- 2 Attempt any two parts of the following: $10\times2=20$
 - (a) Draw the flowchart for the execution of a complete instruction in a basic computer.
 - (b) Discuss the design and logic of a microprogram sequencer.
 - (c) A computer has **16** registers, an ALU with **32** operations, and a shifter with eight operations, all connected to a common bus system.
 - (i) Formulate a Control Word for a microoperation.
 - (ii) Specify the number of bits in each field of the control word and give a general encoding scheme.
 - (iii) Show the bits of the control word that specify the micro-operation $\mathbf{R4} \leftarrow \mathbf{R5} + \mathbf{R6}$.
- 3 Attempt any **two** parts of the following: $10\times2=20$
 - (a) Write the program to evaluate the expression

$$X = \frac{A^* \left[B + C^* (D + E)\right]}{F^* (G + H)}$$
 using the Zero-Address

instruction and One-Address instruction.

- (b) Explain various addressing modes with suitable examples.
- (c) What are the basic differences between a branch instruction, a call subroutine instruction, and program interrupt?
- V-10671



Expected Questions for University Exam

- Write a program to evaluate the arithmetic expression by using Three, Two, One and Zero address instruction. X = (A+B*C) / (D+E*F/G+H).
- ➤ Differentiate between RISC & CISC based microprocessor.
- ➤ What is micro programmed control unit? Give the basic structure of micro programmed control unit.
- ➤ How pipeline performance can be measured? Discuss. Give a space time diagram for visualizing the pipeline behavior for a four stage pipeline.
- ➤ Perform Shift micro operation for given data 11001010.



Summary

In previous slides we discuss in details Control Unit:

- ➤Instruction types, formats
- ➤ Instruction cycles and sub cycles (fetch and execute etc)
- ➤ Micro operations
- ➤ Execution of a complete instruction.
- ➤ Program Control
- ➤ Reduced Instruction Set Computer
- ➤ Pipelining
- ➤ Hardwire and micro programmed control
- Micro programmed sequencing
- ➤ Concept of horizontal and vertical microprogramming.