## CS320 Fall 2014

## Homework#4 Quiz in Lecture Thursday October 9, 2014 There are no make-up quizzes!

**Problem 1:** Consider the following timing values for the single cycle datapath (Figure 4.24).

I-Mem	Adder	Mux	ALU	Reg File	D-Mem	Sign Ext	Shift Left 2	ALU Cntl
250ps	120ps	5ps	70ps	100ps	200ps	10ps	5ps	20ps

- a. Highlight each of the following instruction on the single cycle datapath: LW, SW, BEQ, ADD, SLT.
- **b.** What is the critical path timing for each of the instructions based on the above timings? Assume the Control Unit has negligible timing.
- c. Assume you are designing the control unit and must know the timing requirements for the unit. How much time can the control unit take to generate the MemWrite Signal (critical path from input:opcode to output of signal: MemWrite) without impacting the overall datapath timing?
- **d.** In addition to above, now assume that the Control Unit requires the following amount of time to generate the control signals What is the clock cycle time of the processor?

RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp	Jump
50ps	10ps	45ps	50ps	20ps	50ps	45ps	20ps	50 ps

Problem 2: In class we covered the MIPS single-cycle implementation which handled only a subset of the MIPS instructions: R-type (add, sub, and, or, slt), memory references (lw, sw), conditional branch (beq) and jump (j). In this problem we will add to the implementation functionality for additional MIPS instructions. Use the datapath in (Figure 4.24) and control table below to specify your changes, add a row for each instruction and any additional columns (new control signals) to the control table as necessary. Be sure to mark don't cares in the control table whenever possible.

Type	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp1	ALUp0	Jump
R	1	0	0	1	0	0	0	1	0	0
lw	0	1	1	1	1	0	0	0	0	0
$\mathbf{s}\mathbf{w}$	X	1	X	0	0	1	0	0	0	0
$_{ m beq}$	X	0	X	0	0	0	1	0	1	0
j	X	X	X	0	X	0	X	X	X	1

## Problem Guidelines:

- When adding new instructions, don't break the operation of the standard ones.
- Avoid adding ALUs, adders, Reg Files, or memories to the datapath
- You can add MUXes, logic gates, etc. but try to do minimally. (these cost in terms of area, cycle time, etc)
- a. Modify the datapath and the control table to implement the 'jal' instruction.

 $\text{Reg}[31] \leftarrow \text{PC}+4 \# \text{s}$  register stores the return address

 $PC \leftarrow PC+4[31:28], (Instruction[25:0] << 2)$ 

# PC is the top 4 bits of the PC+4 value concatenated with the lowest 26 bits of the jump address shifted to the left by 2 bits




FIGURE 4.24 The simple control and datapath are extended to handle the jump instruction. An additional multiplexor (at the upper right) is used to choose between the jump target and either the branch target or the sequential instruction following this one. This multiplexor is controlled by the jump control signal. The jump target address is obtained by shifting the lower 26 bits of the jump instruction left 2 bits, effectively adding 00 as the low-order bits, and then concatenating the upper 4 bits of PC + 4 as the high-order bits, thus yielding a 32-bit address. Copyright © 2009 Elsevier, Inc. Allrights reserved.

**b.** Modify the datapath and the control table to implement a new 'lw3r' (load word 3 registers) instruction.

lw3r Rd, Rs, Rt # Reg[Rd] = Mem[Reg[Rt] + Reg[Rs]]

- c. Modify the datapath and the control table to implement a new 'lbu' (load byte unsigned) instruction. lbu Rt, offset (Rs) # Reg[Rt] = (no sign extension) Mem[Reg[Rs]+offset]
- **d.** Modify the datapath and the control table to implement a new 'beven' (branch on even) instruction. beven Rt, label # if Rt is even,  $PC \leftarrow PC + 4 + (Instruction[15:0] << 2)$
- e. Modify the datapath and the control table to implement a new 'slt12' (set on less than 12) instruction.

slt<br/>12 Rt, Rs#if Rs<12, R<br/>t=1, else Rt=0

**f.** Modify the datapath and the control table to implement a new 'beqi' (branch on equal to immediate) instruction.

beqi Rt, immed, label # if Rt == 5-bit 2's complement value in Rs field, PC  $\leftarrow$  PC + 4 + (Instruction[15:0] << 2)

<u>Problem 3:</u> Using the timing for the units given in Problem 1, calculate the timing delays for each of the new instructions in Problem 2. Which instruction determines the clock cycle time?