



Name: _____ ID: _____

No calculators, notes, or textbooks allowed. Show all your work for full credit.

Time limit: 25 minsProblem 1: Consider the following 1-bit ALU with the following delay times for each operation.

| <i>Control</i> | | <i>Operation</i> | <i>Delay for Result (ns)</i> | <i>Delay CarryIn to CarryOut (ns)</i> |
|----------------|-------|--------------------------|------------------------------|---------------------------------------|
| C_1 | C_0 | | | |
| 0 | 0 | $A + B + \text{CarryIn}$ | 3 | 2 |
| 0 | 1 | $A \text{ XOR } B$ | 1 | - |
| 1 | 0 | $A \text{ OR } B$ | 2 | - |
| 1 | 1 | A' | 1 | - |


- a. [4 pts] What is the delay time to complete each operation in the 3-bit ALU? (Hint: draw the units connected together to build a 3bit ALU first)

 $A + B + \text{CarryIn}$ 7 $A \text{ XOR } B$ 1 $A \text{ OR } B$ 2 A' 1

- b. [2 points] Which ALU operation determines the overall delay (critical path) of the 3-bit ALU? **$A + B + \text{CarryIn}$**


Problem 2 [6 points]: Show that NAND is a universal gate by building the following gates:

NOT:




| X | Y | NAND |
|-----|-----|---------------|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

OR:




(More on back)

Problem 3 [12 points]: Implement a 1-bit ALU for the Most significant bit of a larger ALU with XOR and NAND gates and a single 4-input (2-bit selector) multiplexor. Assume only uncomplemented variables are given. (Hint: Build any required gates/units from XOR & NAND gates like in problem 2.)




| <i>Control</i> | | <i>Operation</i> |
|----------------------|----------------------|----------------------|
| <i>C₁</i> | <i>C₀</i> | |
| 0 | 0 | A+B+CarryIn |
| 0 | 1 | A XOR B |
| 1 | 0 | Set if B is Negative |
| 1 | 1 | A OR B |




Name: _____ ID: _____

No calculators, notes, or textbooks allowed. Show all your work for full credit.


Time limit: 25 minsProblem 1: Consider the following 1-bit ALU with the following delay times for each operation.

| Control | | Operation | Delay for Result (ns) | Delay CarryIn to CarryOut (ns) |
|---------|-------|-----------------|-----------------------|--------------------------------|
| C_1 | C_0 | | | |
| 0 | 0 | A NAND B | 2 | - |
| 0 | 1 | A + B | 3 | 1 |
| 1 | 0 | B' | 1 | - |
| 1 | 1 | A + B + CarryIn | 4 | 2 |


- a. [4 pts] What is the delay time to complete each operation in the 3-bit ALU? (Hint: draw the units connected together to build a 3bit ALU first)

A NAND B 2A + B 5B' 1A + B + CarryIn 8

- b. [2 pts] Which ALU operation determines the overall delay (critical path) of the 3-bit ALU?


A + B + CarryInProblem 2 [6 points]: Show that NAND is a universal gate by building the following gates:

| X | Y | NAND |
|---|---|------|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



(More on back)

Problem 3 [12 points]: Implement a 1-bit ALU for the Most significant bit of a larger ALU with XOR and NAND gates and a single 4-input (2-bit selector) multiplexor. Assume only uncomplemented variables are given. (Hint: Build any required gates/units from XOR & NAND gates like in problem 2.)



| <i>Control</i> | | <i>Operation</i> |
|----------------------|----------------------|----------------------|
| <i>C₁</i> | <i>C₀</i> | |
| 0 | 0 | Set if A is Positive |
| 0 | 1 | A OR B |
| 1 | 0 | A XOR B |
| 1 | 1 | A + B + CarryIn |

