

Name: \_\_\_\_\_ ID: \_\_\_\_\_

No calculators, notes, or textbooks allowed. Show all your work for full credit.

Time limit: 20 mins

$$Z \{A,B,C,D,E\} = ABC'D'E' + A'BC'D + CDE$$

Problem 1 [5 points]: Implement the Z using one 4-input (2-bit selector) multiplexor and the minimal number of 2-input (1-bit selector) multiplexors.

Problem 2 [5 points]: Implement the Z using one 16-input (4-bit selector) multiplexor.

$$Z \{A,B,C,D,E\} = ABC'D'E' + A'BC'D + CDE$$

Problem 3 [10 points]: Implement Z using a 4-input decoder and the minimal number of AND and/or OR gates.

Problem 2 [4 points]:

$$Z = xy'z' + xy'z + xyz' + x'yz' + x'y'z$$

Implement Z using 2-input multiplexors (1-selector).

DO NOT SIMPLIFY THE INITIAL EXPRESSION. You may simplify the subexpressions into the MUX.

Name: \_\_\_\_\_ ID: \_\_\_\_\_


*No calculators, notes, or textbooks allowed. Show all your work for full credit.***Time limit: 20 mins****Problem 1: Short answer**

- a. [2 pts] When performing division of two 12-bit integer numbers, how many clock cycles (iterations of the algorithm) are required?

- b. [2 pts] When performing multiplication, which of the following registers is shifter to the left by 1 bit?

☐ Multiplicand☐ Product☐ Multiplier

**Problem 2:** Consider the following 1-bit ALU with the following delay times for each operation.



<b>Control</b>		<b>Operation</b>	<b>Delay for Result (ns)</b>	<b>Delay CarryIn to CarryOut (ns)</b>
<b><math>C_1</math></b>	<b><math>C_0</math></b>			
0	0	$A + B + \text{CarryIn}$	3	2
0	1	$A \text{ XOR } B$	3	-
1	0	$A \text{ OR } B$	2	-
1	1	SLTZ	1	-

- a. [4 pts] What is the delay time to complete each operation in the 3-bit ALU?

$A + B + \text{Carry\_in}$  \_\_\_\_\_


$A \text{ XOR } B$  \_\_\_\_\_

$A \text{ OR } B$  \_\_\_\_\_

SLTZ \_\_\_\_\_

- b. [2 points] Which operation determines the overall delay (critical path) of the 3-bit ALU?

Problem 3 [10 points]: Implement the 1-bit ALU with XOR and NAND gates and a single 4-input (2-bit selector) multiplexor. Assume only uncomplemented variables are given. (Hint: Build required gates from NAND gates)



<i>Control</i>		<i>Operation</i>
$C_1$	$C_0$	
0	0	$A + B + \text{CarryIn}$
0	1	$A \text{ XOR } B$
1	0	$A \text{ OR } B$
1	1	SLTZ


Name: \_\_\_\_\_


ID: \_\_\_\_\_

No calculators, notes, or textbooks allowed. Show all your work for full credit.

Time limit: 20 mins

1. Assume the original multicycle datapath is altered to support a register file with only 1 read data port as shown on the handout. Modify the finite state machine control to indicate the control signals for the new datapath.





Name: \_\_\_\_\_

ID: \_\_\_\_\_

No calculators, notes, or textbooks allowed. Show all your work for full credit.

Time limit: 20 mins

Suppose we have two machine implementations of the same instruction set architecture, on which we execute Program P.

- Machine 1 (M1) has a clock rate of 3.0GHz & takes an average of 2.0 clock cycles per instruction (CPI) for P.
- Machine 2 (M2) has a clock rate of 2.5GHz & has a CPI of 1.2 for P.

(a) If program P executes in 8 million instructions (on both machines), how long will it take to run Program P on Machine 1? on Machine 2?

(b) Calculate the average MIPS ratings for each machine, M1 and M2.

(c) Suppose that the 8 million instructions implemented on M1 fall into two performance classes, the first (Class A) takes 1 clock cycle to execute, while the second (Class B) takes 3 clock cycles to execute. How many Class B instructions are executed when program P is run?



Problem 2: Consider two machines with the same instruction set, Machine A and Machine B. Machine B runs floating-point instructions 5 times faster than machine A. Program Q takes 80 seconds to run on machine A and spends  $\frac{1}{4}$  its time in floating-point instructions. How much faster is machine B (over machine A) at executing this program?

Name: \_\_\_\_\_ ID: \_\_\_\_\_

No calculators, notes, or textbooks allowed. Show all your work for full credit.


Time limit: 15 mins

Consider the following MIPS code

```

sw $4, 20 ($6)
sub $3, $4, $6
add $5, $3, $2
lw $7, 100 ($5)
lw $8, 20 ($7)
add $3, $7, $8

```


(a) What type of hazards occurs in the code above? Where do they occur?(b) Assume, there is **no forwarding** in the pipeline. Label the instructions and insert stalls (bubbles) to eliminate all hazards (ie. There should be no forwarding lines)

```

sw $4, 20 ($6)
sub $3, $4, $6
add $5, $3, $2
lw $7, 100 ($5)
lw $8, 20 ($7)
add $3, $7, $8

```

- (c) Assume there **is forwarding** in the pipeline. Label the instructions; show the forwarding paths and/or stalls needed to execute the code.



- (d) Can the code be reordered in order to improve performance? If Yes, Show how. If not, why?