

Yellow

NAME \_\_\_\_\_  
First \_\_\_\_\_ Last \_\_\_\_\_

Student ID# \_\_\_\_\_

**STONY BROOK UNIVERSITY**

**COMPUTER SCIENCE DEPARTMENT**

**MIDTERM EXAMINATION  
VERSION A**

CSE 320

Fall 2014

October 14, 2014

This is a closed-book exam. (80 minutes)  
Use this form for your work and return it.

The exam has 8 problems.

It is crucial to show all work done on the provided paper.

#1 \_\_\_\_\_ (13 pts)

#6 \_\_\_\_\_ (10 pts)

#2 \_\_\_\_\_ (10 pts)

#7 \_\_\_\_\_ (8 pts)

#3 \_\_\_\_\_ (12 pts)

#8 \_\_\_\_\_ (12 pts)

#4 \_\_\_\_\_ (12 pts)

#9 \_\_\_\_\_ (15 pts)

#5 \_\_\_\_\_ (8 pts)

TOTAL \_\_\_\_\_ (100 Max)




[13pts] Short Answer

- (a) [3 pts] What is the difference between a decoder and an encoder?

Decoder takes an  $n$ -bit binary # and places a 1 on the corresponding output line

An encoder, ~~then~~ encodes the 1 on the inputs into the  $n$ -bit binary # for that line

- (b) [3 pts] Draw and explain the operation of a 2-bit selector demultiplexor?



the  $n$ -bits on Input are placed on the  $n$ -bit output line based on the selector bits

+1's division only  
+2 bad & explanation


- (b) [3 pts] What determines the minimum clock cycle time of a circuit?

The Instruction that takes the longest to Execute.

length of the critical path of the - circuit  
- Boolean logic  
- combinatorial logic

- (d) [4 pts] What is the Boolean equation for the following circuit? Do not minimize.

- 1 small mistake (missing)
- 2 1 or more terms wrong
- 3 incorrect terms, and instead of +





$$A + A'(CD + B'C'D') = Z$$

2 [10 pts] Short Answer

(a) [5 pts] Demonstrate how a 2-bit multiplexor is a universal gate.

- 2 not universal
- 2 2 bit selectors
- 2 wrong imp. of gate






A	B	A'	AB
0	0	1	0
0	1	1	0
1	0	0	0
1	1	0	1

$AB$

AB	NAND	NOR
00	1	1
01	1	0
10	0	0
11	0	0

(b) [5 pts] Demonstrate how NAND is a universal gate.




**3** [12 pts] ALUs

- (a) [4 pts] Using 1-bit ALUs we make an 8-bit ALU (operates on 8 bit numbers) and a 16-bit ALU (operates on 16-bit numbers). Consider A AND B, A + B (addition) and A OR B performed by these ALUs.

Fill in the blank with "less", "same", or "more"

- (i) An 8-bit ALU requires less time for A + B as a 16-bit ALU.
- (ii) A 16-bit ALU requires same time for A AND B than an 8-bit ALU.
- (iii) An 8-bit ALU requires more time for A + B than a 16-bit ALU doing A AND B.
- (iv) A 16-bit ALU requires same time for A AND B than an 8-bit ALU doing A OR B

- (b) [8 pts] Using 2-bit (1-selector) multiplexors and 1-bit Adders, build a 2-bit ALU as described by the figure (with *Carryout* and ~~Zero output signals~~) which performs the following functions. Numbers are in two's complement form. Note: There is no *Carryin* signal to the larger unit.



Control	Operation
00	A + B
01	A AND B
10	A - B
11	B - A

- See attached sheet -

# Ver A

Midterm Exam

CSE 320

October 14, 2014

- 4 [12 pts] Boolean Expressions.

$$f = (AB')'(A + C)(A'BC)'$$

- (a) [2 pts] How many literals appear in the boolean expression? 7

- (b) [4 pts] Find all maxterms, answer in boolean expression form:

$$(A' + B^{\circ})(A + C)(A + B^{\circ} + C^{\circ})$$

~~$$A' \cancel{A} \cancel{A} \cancel{C} \cancel{A}$$~~

$$(A' + B + C)(A' + B + C^{\circ})(A + B^{\circ} + C)(A + B + C)(A + B^{\circ} + C^{\circ})$$

4      5      2      0      3

- (c) [2 pts] Name the minterms, answer in  $\sum M(?)$  form : ~~2, 4, 6, 7~~, 140

1.5 for  
minterms or  
wrong term


1.5

$$\sum m(1, 6, 7)$$


~~001~~

- (d) [2 pts] Draw the 2-level AND-OR or OR-AND gate network for part (c). Do not minimize the expression.

$$A'B'C + ABC' + ABC$$



- (e) [2 pts] Draw the 2-level NAND-NAND or NOR-NOR gate network for part (b). Do not minimize the expression.





- 5 [8 pts] Using the postulates of Boolean algebra, minimize the following:

$$\begin{aligned}
 & X'Y' + Y'Z + XZ + XY + YZ' = X'Y' + XZ + YZ' \\
 & \text{+1 did 1 valid } \cancel{\text{thing}} \quad \text{+1 made up 1 rule} \\
 & \text{+2 made up all their rules} \quad \text{+3 made up 1 rule at end / or stopped} \\
 & \text{+1 can't follow } \cancel{\text{XYZ}} \quad \text{+3 did a reduction, then stopped} \\
 & \text{+1 can't follow } \cancel{\text{XYZ}} \quad \text{+3 some valid, but a large fudge} \quad \text{+1 unclear steps} \\
 & X'Y' + Y'Z(x+x') + XZ + XY + YZ' \\
 & \cancel{X'Y'} + \cancel{Y'Z} + \cancel{X'Y'Z} + \cancel{XZ} + XY + YZ' \\
 & X'Y'(1+\cancel{Z}) + XZ(Y'+\cancel{1}) + XY + YZ' \\
 & X'Y' + XZ + XY(z+z') + YZ' \\
 & X'Y' + XZ + \cancel{XYZ} + \cancel{XYZ'} + \cancel{YZ'} \\
 & X'Y' + XZ(1+\cancel{Y}) + YZ'(x+\cancel{1})
 \end{aligned}$$

- 6 [10 pts] Consider the following truth table for Y:

a	b	c	d	Y
0	0	0	0	0
0	0	0	1	1
0	0	1	0	-
0	0	1	1	-
0	1	0	0	0
0	1	0	1	-
0	1	1	0	-
0	1	1	1	-
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	-
1	1	1	1	1

- (a) [2 pts] Draw the k-map for Y:



- (b) [2 pts] Write the minimal SOP expression for Y:

$$Y = ab'c'd' + a'd + bd + cd$$



- (c) [2 pts] Implement the expression from part (b) with a single 4-bit selector multiplexor

Can not have DC  
in circuit!

Based on (b), the DC  
became 1 or 0.

- (d) [4 pts] Implement the expression from part (b) with a 2-bit multiplexors


one  
possible  
solution




7

[8 pts] Consider the 1-bit comparator unit as specified below.


LESS = 1 when  $A < B$ , EQUAL = 1 when  $A == B$ , MORE = 1 when  $A > B$



(a) [4 pts] Implement the unit using a 2-bit decoder and OR gates.



(b) [4 pts] Implement the unit using a 2-selector demultiplexor and OR gates.




8 [12 pts] Single-cycle Datapath

Implement a “store word unsigned immediate” instruction into the single-cycle MIPS datapath.

SWUI Immed, Rs

```
# This is an Immediate format instruction
# Mem[Reg[rs]] = unsigned immediate;
```

Modify the datapath and the control table to implement the SWUI instruction. Use the minimal amount of additional hardware and fill/modify/expand the control table. Mark the full datapath for the new instruction.



Type	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp	Jump	SWUI
R	1	00	0	1	0	0	0	10	0	X
lw	0	01	1	1	1	0	0	00	0	X
sw	X	01	X	0	0	1	0	00	0	O
beq	X	X0	X	0	0	0	1	01	0	X
j	X	XX	X	0	0	0	X	XX	1	X
<b>SWUI</b>	<b>X</b>	<b>10</b>	<b>X</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>	<b>00</b>	<b>0</b>	<b>I</b>


**9** [15 pts] Single-cycle Datapath

Implement a “add on equal” instruction into the single-cycle MIPS datapath.

ADDE Rs, Rt, Rd

```
#if Reg[Rs] == 2's complement value in shamt field
#  Reg[Rd] = Reg[Rs] + Reg[Rt];
```

Modify the datapath and the control table to implement the instruction. Use the minimal amount of additional hardware and fill/modify/expand the control table. Mark the full datapath for the new instruction.



Type	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp	Jump
R	1	0	0	1	0	0	0	10	0
lw	0	1	1	1	1	0	0	00	0
sw	X	1	X	0	0	1	0	00	0
beq	X	0	X	0	0	0	1	01	0
j	X	X	X	0	0	0	X	XX	1


9 [15 pts] Single-cycle Datapath

Implement a “add on equal” instruction into the single-cycle MIPS datapath.

ADDE Rs, Rt, Rd

```
#if Reg[Rs] == 2's complement value in shamt field
#  Reg[Rd] = Reg[Rs] + Reg[Rt];
```

Modify the datapath and the control table to implement the instruction. Use the minimal amount of additional hardware and fill/modify/expand the control table. Mark the full datapath for the new instruction.



Type	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp	Jump	adde
R	1	0 0	0 0	1	0	0	0	10	0	0
lw	0	0 1	0 1	1	1	0	0	00	0	0
sw	X	0 1	XX	0	0	1	0	00	0	0
beq	X	0 0	XX	0	0	0	1	01	0	0
j	X	XX	XX	0	0	0	X	XX	1	0
adde	1	1 0	1 0	0	0	0	0	0 1	0	1

*{ must be zero }*

NAME \_\_\_\_\_

First

Last

Student ID# \_\_\_\_\_

**STONY BROOK UNIVERSITY**  
**COMPUTER SCIENCE DEPARTMENT**  
**MIDTERM EXAMINATION**  
**VERSION B**

CSE 320  
Fall 2014  
October 14, 2014

This is a closed-book exam. (80 minutes)  
Use this form for your work and return it.

The exam has 8 problems.  
It is crucial to show all work done on the provided paper.

- |                   |                   |
|-------------------|-------------------|
| #1 _____ (13 pts) | #6 _____ (10 pts) |
| #2 _____ (10 pts) | #7 _____ (8 pts)  |
| #3 _____ (12 pts) | #8 _____ (12 pts) |
| #4 _____ (12 pts) | #9 _____ (15 pts) |
| #5 _____ (8 pts)  |                   |

TOTAL \_\_\_\_\_ (100 Max)

*Handwritten signature*

1 [13pts] Short Answer

- (a) [3 pts] What is the difference between a decoder and an encoder?

- Same -


- (b) [3 pts] Draw and explain the operation of a 2-bit selector demultiplexor?

- Same -

- (b) [3 pts] What determines the minimum clock cycle time of a circuit?

- Same -


- (d) [4 pts] What is the Boolean equation for the following circuit? Do not minimize.



$$AB + (AB' + A'B)(C'D'E + C'D'E' + CDE') = Z$$

2 [10 pts] Short Answer

(a) [5 pts] Demonstrate how a 2-bit multiplexor is a universal gate.



$\{\text{NOT, AND}\}$

$\{\text{NOT, OR}\}$

$\{\text{NAND}\}$      $\{\text{NOR}\}$

(b) [5 pts] Demonstrate how NOR is a universal gate.


Not



OR



And




3 [12 pts] ALUs

- (a) [4 pts] Using 1-bit ALUs we make an 8-bit ALU (operates on 8 bit numbers) and a 16-bit ALU (operates on 16-bit numbers). Consider A AND B, A + B (addition) and A OR B performed by these ALUs.

Fill in the blank with "less", "same", or "more"

- (i) An 8-bit ALU requires less time for A + B as a 16-bit ALU.
- (ii) A 16-bit ALU requires same time for A AND B than an 8-bit ALU.
- (iii) An 8-bit ALU requires more time for A + B than a 16-bit ALU doing A AND B.
- (iv) A 16-bit ALU requires same time for A AND B than an 8-bit ALU doing A OR B

- (b) [8 pts] Using 2-bit (1-selector) multiplexors and 1-bit Adders, build a 2-bit ALU as described by the figure (with *Carryout* and Zero output signals) which performs the following functions. Numbers are in two's complement form. Note: There is no *Carryin* signal to the larger unit.



Control	Operation
00	A + B
01	A - B
10	B - A
11	A AND B

- See attached Sheet -

# Ver B

Midterm Exam

CSE 320

October 14, 2014

---

- 4 [12 pts] Boolean Expressions.

$$g = (A + B)' + A'BC' + (A + C')'$$

(a) [2 pts] How many literals appear in the boolean expression? 7

(b) [4 pts] Find all minterms, answer in boolean expression form:


$$(A'B') + A'BC' + (A'C)$$

$$\begin{array}{cccc} \text{DAR: } & A'B'C' + A'B'C & + A'BC' & + A'BC + \cancel{A'BC} \\ 0 & 1 & 2 & 3 \end{array} \quad \text{Duplicate}$$


(c) [2 pts] Name the maxterms, answer in  $\prod M(?)$  form :

$$\prod M(4, 5, 6, 7)$$

(d) [2 pts] Draw the 2-level AND-OR or OR-AND gate network for part (c). Do not minimize the expression.



(e) [2 pts] Draw the 2-level NAND-NAND or NOR-NOR gate network for part (b). Do not minimize the expression.



- 5 [8 pts] Using the postulates of Boolean algebra, minimize the following:

$$((A' + B')' + A'B')(C'D' + CD) + (AC)' = A' + C' + BD$$

$$ABC'D' + ABCD + A'B'C'D' + A'B'CD + A' + C'$$

$$A' (B'C'D' + \cancel{B'CD} + 1) + C' (1 + \cancel{ABD'}) + ABCD$$

$$A' + C' + ABCD$$

$$A' + (C' + ABCD)$$

$$A' + (C' + ABD)$$

$$(A' + ABD) + C'$$



$$A' + BD + C'$$

- 6 [10 pts] Consider the following truth table for A:

w	x	y	z	A
0	0	0	0	-1
0	0	0	1	-0
0	0	1	0	-1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	-0
0	1	1	0	-0
0	1	1	1	-0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	-1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	-1
1	1	1	1	1

(a) [2 pts] Draw the k-map for A:

o.s  
column  
florder



(b) [2 pts] Write the minimal SOP expression for A:

$$wz' + wy + xz \quad \text{or} \quad wz' + wy + wx$$


(i)  $x'z' + ux + wy$  (iii) (ii)

(c) [2 pts] Implement the expression from part (b) with a single 4-bit selector multiplexor


~~$\sum m_8$~~  correct +1  
 ~~$\sum m_{12}$~~  correct +1 o.s

$\sum m_4$  o.s

-1 for wrong size




(d) [4 pts] Implement the expression from part (b) with a 2-bit multiplexors



(i)

$$w+w(y+x) = w$$




(ii)


-1 for errors  
-1 wrong size

7


[8 pts] Consider the 1-bit comparator unit as specified below.

LESS = 1 when  $A < B$ , EQUAL = 1 when  $A == B$ , MORE = 1 when  $A > B$ 

(a) [4 pts] Implement the unit using a 2-bit decoder and OR gates.



(b) [4 pts] Implement the unit using a 2-selector demultiplexor and OR gates.




**8** [12 pts] Single-cycle Datapath

Implement a “store word unsigned immediate via register” instruction into the single-cycle MIPS datapath.

SWUIR immed, Rs, Rt

```
# This is an Immediate format instruction
# Mem[Reg[rs] + Reg[rt]] = unsigned immediate;
```

Modify the datapath and the control table to implement the SWUIR instruction. Use the minimal amount of additional hardware and fill/modify/expand the control table. Mark the full datapath for the new instruction.



Type	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp	Jump	SWUIR
R	1	0	0	1	0	0	0	10	0	X
lw	0	1	1	1	1	0	0	00	0	X
sw	X	1	X	0	0	1	0	00	0	O
beq	X	0	X	0	0	0	1	01	0	X
j	X	X	X	0	0	0	X	XX	1	X
SWUIR	X	X	X	O	O	I	O	OO	O	I


9 [15 pts] Single-cycle Datapath

Implement a “add on not equal” instruction into the single-cycle MIPS datapath.

ADDNE Rs, Rt, Rd

```
#if Reg[Rs] != 2's complement value in shamt field
#  Reg[Rd] = Reg[Rs] + Reg[Rt];
```

Modify the datapath and the control table to implement the instruction. Use the minimal amount of additional hardware and fill/modify/expand the control table. Mark the full datapath for the new instruction.



Type	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp	Jump
R	1	0	0	1	0	0	0	10	0
lw	0	1	1	1	1	0	0	00	0
sw	X	1	X	0	0	1	0	00	0
beq	X	0	X	0	0	0	1	01	0
j	X	X	X	0	0	0	X	XX	1


**9** [15 pts] Single-cycle Datapath

Implement a “add on not equal” instruction into the single-cycle MIPS datapath.

ADDNE Rs, Rt, Rd

```
#if Reg[Rs] != 2's complement value in shamt field
#  Reg[Rd] = Reg[Rs] + Reg[Rt];
```



Modify the datapath and the control table to implement the instruction. Use the minimal amount of additional hardware and fill/modify/expand the control table. Mark the full datapath for the new instruction.




Type	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp	Jump	addne
R	1	00	00	1	0	0	0	10	0	0
lw	0	01	01	1	1	0	0	00	0	0
sw	X	01	XX	0	0	1	0	00	0	0
beq	X	00	XX	0	0	0	1	01	0	0
j	X	XX	XX	0	0	0	X	XX	1	0
addne	1	10	10	0	0	0	0	01	0	1

must be zero

VER. A






$C_1, C_0$	$Ainv$	$Binv$	$2^s$ Comp + 1
00	0	0	0
01	0	0	0
10	0	1	1
11	1	0	1



- 1 a bit selector
- 1 >1 adder
- 1 Cout wrong

~~Ver. A~~  
2 wrong operation

- 1 no inputs to adders  
 $C_{in}$
- 1 invalid gates



$C_1, C_0$	$Ainv$	$Binv$	$2^s$ Comp + 1	Result
00	0	0	0	0
01	0	1	1	1
10	1	0	1	1
11	0	0	0	0

