
MIPS Pipeline Stages



MIPS Pipeline Stages


(a) Fetch & Ex: Aw Hazard, Man Hazard of combined Irstr/Data Mamory Febra 1 St & St Hargard of only 1 court Problem 4.

(6) NO data Hazarda. All celeulations & Reglerite occurion. Some cycle (FX), They're walves written back before FO.

(c) none. No dota Hazarda

(d) No stalls for two. only. Central Hazards!

国 Branch 1821 40 THA



Periore MENIWB WB Read Write-back stage Data memory MemWrite Address Write EXAMEM ž 0040 Memory access stage ALU ALU ALLIOD 400 Shift left 2 000 **S**B $\overset{\bowtie}{\bowtie}$ Registers Asad data 2 Write Write data Execution/address calculation stage ALUOp1 ALUOp0 0004 Read register 1 Instruction [15–0] Instruction [20-16] Instruction [15-11] 1000 F/E RegDst HOXX Note: green cincle can also be assperate Instruction Instruction R-format Sw Ded PC Problem 5 (b) (d) Es×.

Purple moves are be Part (d) only

Pipelined Datapath w/ Control Signals