










































































































add



sub



Problem 4:


PC+4

- (a) Fetch \neq Ex: AU Hazard, Mem Hazard if combined Instr/Data Memory
Fetch \neq DA \neq Ex: AU Hazard if only 1 unit

(b) No data Hazards: All calculations + RegWrite occur in same cycle (EX). Therefore values written back before FO.


(c) None. No data Hazards

(d) No stalls for lw.
Stalls for branch only: Control Hazards!




Problem 3

(b) no stalls



(c) 8 clock cycles

Problem 5: Code 1
(a)



Code 2

(c) Code 1 can not be reordered

Code 2


lw \$2, 0(\$3)
sw \$5, 8(\$6)
add \$3, \$2, \$4
sub \$1, \$3, \$4
add \$1, \$5, \$3

limits stall

MIPS Pipeline Stages


(a) sub \$4, \$0, \$5
sw \$4, 0(\$6)
add \$6, \$4, \$5
lw \$4, 0(\$6)
all data hazards

lw \$7, 0(\$1)
sub \$7, \$3, \$7 → nop
sub \$7, \$3, \$7
add \$3, \$7, \$3
sw \$7, 0(\$3)



Problem 5 (b) (d)

Instruction	Execution/address calculation stage control lines				Memory access stage control lines				Write-back stage control lines	
	RegDst	ALUOp1	ALUOp0	ALUSrc	Branch	MemRead	MemWrite	RegWrite	MemtoReg	
R-format	1	1	0	0	0	0	0	1	0	
Iw	0	0	0	1	0	1	0	1	1	
sw	x	0	0	1	0	0	1	0	x	
beq	x	0	1	0	1	0	0	0	x	



Note:
green circle
can also be
a separate
mux

Purple muxes are for Part (d) only