

Aleš Zapadlo

CTU Space Research

Sheet: /

File: RocketLink_Ground.kicad_sch

Title: Rocket Link - Ground


Size: A3

Date: 2024-04-02

Rev: 1.0

KiCad E.D.A. 8.0.1

Id: 1/6



Aleš Zapadlo

CTU Space Research

Sheet: /CPU/

File: CPU.kicad_sch

Title: Rocket Link – Ground


Size: A3

Date: 2024-04-02

Rev: 1.0

KiCad E.D.A. 8.0.1

Id: 3/6



Aleš Zapadlo

CTU Space Research

Sheet: /RF/

File: RF.kicad_sch

Title: Rocket Link – Ground


Size: A3

Date: 2024-04-02

Rev: 1.0

KiCad E.D.A. 8.0.1

Id: 4/6



PCB LAYOUT CONSIDERATIONS

Place the input capacitor as close as possible between the VIN pin and ground. Place the output capacitor as close as possible between the VOUT pin and ground. Place the bypass capacitors (C_{IN}, C_{OUT}, and C_{BYP}) for V_{IN}, V_{OUT}, and V_{BYP} close to the respective pins (VREG, REE, and BYP) and ground. The use of a 0805, 0603, or 0402 size capacitor achieves the smallest possible footprint solution on boards where area is limited. Maximize the amount of ground metal for the exposed pad, and use as many vias as possible on the component side to improve thermal dissipation.




Figure 62. Sample 10-Lead UFPSP PCB Layout

Aleš Zapadlo

CTU Space Research

Sheet: /Power/

File: Power.kicad_sch

Title: Rocket Link – Ground

Size: A3

Date: 2024-04-02

Rev: 1.0

KiCad E.D.A. 8.0.1

Id: 5/6

