



Digital Electronics

Components

2-to-1 Selector (Multiplexer)




Demultiplexer



A **decoder** is a demux with g set to 1.


Level-triggered D Flip-flop



A 1 input version of the RS-latch.


- $EN = 1$ then $Q = D$
- $EN = 0$ then Q unchanged.

Edge-triggered D Flip-flop



Output changes only on a rising edge.

In addition, there are the **programmable logic array** and **ROM**. Multiple memory devices can be connected to the same bus with **tristate buffers** which disconnects from the bus when not selected.



| c_{in} | a | b | c_{out} |
|----------|-----|-----|-----------|
| ? | 0 | 0 | 0 |
| ? | 0 | 1 | ? |
| ? | 1 | 0 | ? |
| ? | 1 | 1 | 1 |

The level of c_4 is reduced $8 \rightarrow 5$

Combinatory Logic

Combinatory output depends only on current input.

- **Disjunctive normal form** (sum of product) is the sum minterms.
- **Conjunctive normal form** (product of sum) is the product of maxterms.

Hazards are brief changes in output, multilevel logic can introduce hazards.

- **Static hazards**: output momentarily transitions when isn't supposed to change.
- **Dynamic hazard**: output changes more than once when it's supposed to change once.

| Name | Identity |
|--------------|--|
| Distribution | $a \cdot (b + c + \dots) = a \cdot b + a \cdot c + \dots$ $a + (b \cdot c \dots) = (a + b) \cdot (a + c) \dots$ |
| Absorption | $a + a \cdot b = a$ $a \cdot (a + b) = a$ |
| Consensus | $a \cdot b + \bar{a} \cdot c + b \cdot c = a \cdot b + \bar{a} \cdot c$ $(a + b) \cdot (\bar{a} + c) \cdot (b + c) = (a + b) \cdot (\bar{a} + c)$ |
| DeMorgan's | $\overline{a + b + c + \dots} = \bar{a} \cdot \bar{b} \cdot \bar{c} \dots$ $\overline{a \cdot b \cdot c \dots} = \bar{a} + \bar{b} + \bar{c} + \dots$ |

Logic minification with **K-maps** and the **QM-method**.


1. List all minterms and don't care terms.
2. Merge terms: tick them and write on the next column.
3. Select the minimum covering set of prime implicants.

Sequential Logic

Sequential logic depends on current input and previous state.

- The **ripple counter** is not synchronous, propagation delay builds up, limiting maximum clock speed before miscounting happens. We used synchronous counters in lab.
- Counters are used for counting, producing a delay, generating sequences, dividing frequencies.

Shift Registers



System Timing