


2020 Digital IC Design Homework 2: Divider

NAME	范皓翔				
Student ID	P76081263				
Simulation Result					
Functional simulation	Pass	Gate-level simulation	Pass	Gate-level simulation time	6553610 (ns)
<pre># 65532 data is correct # 65533 data is correct # 65534 data is correct # 65535 data is correct # 65536 data is correct # -----PASS----- # All data have been generated successfully! # ** Note: \$finish : C:/Users/harry/2020ICHW/HW2/div_tb.v(62) # Time: 6553610 ns Iteration: 0 Instance: /div_tb # 1 # Break at C:/Users/harry/2020ICHW/HW2/div_tb.v line 62</pre> <p style="text-align: center; color: gray;">(your pre-sim result)</p>			<p style="text-align: center; color: gray;">(your post-sim result)</p> <pre># 65532 data is correct # 65533 data is correct # 65534 data is correct # 65535 data is correct # 65536 data is correct # -----PASS----- # All data have been generated successfully! # ** Note: \$finish : C:/Users/harry/2020ICHW/HW2/div_tb.v(62) # Time: 6553610 ns Iteration: 0 Instance: /div_tb # 1 # Break in Module div_tb at C:/Users/harry/2020ICHW/HW2/div_tb.v</pre> <p style="text-align: center; color: gray;">(your post-sim result)</p>		
Synthesis Result					
Total logic elements				159	
Total memory bit				0	
Embedded multiplier 9-bit element				0	
					
Description of your design					
<p>利用以前學過的計組除法器概念，首先比較除數和餘數的大小，除數比較大時向左 shift，且最右邊補 1.</p>					

Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (gate-level simulation time in ns)