2020 Digital IC Design Homework 5: Sobel

	ZUZU DIĞI	tal IC Design	пошем	ork 3: Sober			
NAME	范皓翔	范皓翔					
Student ID	P7608126	P76081263					
Simulation Result							
Functional simulation	PASS	Gate-level simulation	PASS	Gate-level simulation time	19660971604 (ps)		
#					U M M A R YX X data have been generated succombine data have been generated succombine data have been generated: (/Users/harry/2020ICHW/HW5/tes/Iteration: 0 Instance: /tes/		
		Synthesis	Result)		
Total logic elem	nents	·	1238				
			0				
Embedded multiplier 9-bit element 0			0				
Flow Status Quartus II Versio Revision Name Top-level Entity Family Device Timing Models Met timing requir Total logic eleme Total combin Dedicated lo Total registers Total pins Total virtual pins Total memory bit Embedded Multip	Name rements ents national functions gic registers	SOBEL SOBEL Cyclone II EP2C70F8960 Final N/A 1,238 / 68,410 1,198 / 68,410 202 / 68,416 (202 81 / 622 (13 0) 0 / 1,152,000	8 6 (2 %) 5 (2 %) 5 (2 %) (< 1 %) %)	18:23 2020 SP 1 SJ Full Version			
Description of your design							

這次作業讓我學會如何讀寫 MEMORY, 花了我非常多的時間					

Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (gate-level simulation time in \underline{ns})