

2020 Digital IC Design Homework 3: Approximate Average

NAME	范皓翔				
Student ID	P76081263				
Simulation Result					
Functional simulation	Pass	Gate-level simulation	Pass	Gate-level simulation time	272544 (ns)
(your pre-sim result)			(your post-sim result)		
<pre># ----- # # All data have been generated successfully. # # -----PASS----- # # # ** Note: \$finish : C:/Users/harry # Time: 272544 ns Iteration: 2 In # 1</pre>			<pre># ----- # # All data have been generated successfully. # # -----PASS----- # # # ** Note: \$finish : C:/Users/harry # Time: 272544 ns Iteration: 2 In # 1</pre>		
Synthesis Result					
Total logic elements			752		
Total memory bit			0		
Embedded multiplier 9-bit element			0		
<div>Flow Summary<div><div>Flow Status</div><div>Successful - Sun Apr 26 17:38:20 2020</div><div>Quartus II Version</div><div>10.0 Build 262 08/18/2010 SP 1 S3 Full Version</div><div>Revision Name</div><div>CS</div><div>Top-level Entity Name</div><div>CS</div><div>Family</div><div>Cyclone II</div><div>Device</div><div>EP2C70F896C8</div><div>Timing Models</div><div>Final</div><div>Met timing requirements</div><div>Yes</div><div>Total logic elements</div><div>752 / 68,416 (1 %)</div><div>Total combinational functions</div><div>752 / 68,416 (1 %)</div><div>Dedicated logic registers</div><div>86 / 68,416 (< 1 %)</div><div>Total registers</div><div>86</div><div>Total pins</div><div>20 / 622 (3 %)</div><div>Total virtual pins</div><div>0</div><div>Total memory bits</div><div>0 / 1,152,000 (0 %)</div><div>Embedded Multiplier 9-bit elements</div><div>0 / 300 (0 %)</div><div>Total PLLs</div><div>0 / 4 (0 %)</div></div></div>					
Description of your design					
目前只有想到以迴圈的方式來找到 closely value，但整體速度很慢，相要加 clock 調到 130 左右才能 all pass.					

*Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (gate-level simulation time in ns)*