Biasing & Sung limits

In the operating region, all MOSFETs are in saturation. The current mirror Moo sets current 32 Io in Mo and 160 Io in M6 by setting their gate voltages as:

$$V_{G00} = V_{G0} = V_{G0} = V_{Tn} + \sqrt{\frac{2I_0}{4k_{00}}}$$

$$= 0.5 + \sqrt{\frac{2\times200M}{4\times400M}} = 1V$$

As My is in saturation:

For differential pair, Voiz Voz = Vas = 4V

For Mi, M2 to be in saturation?

$$V_{01} \geq V_{01} - V_{70}$$

$$V_{01} \geq V_{01} - V_{fin}$$

 $4 \geq V_{i} - 0.5 \Rightarrow V_{i} \leq 4.5 V_{i}$

If M1, M2 one in saturation,

$$V_i - V_{torid} = V_m + \sqrt{2(\frac{810}{4})}$$
 $= 0.5 + \sqrt{8 \times 200 \text{m}} = 1V$
 $16 \times 400 \text{m}$

For Mo to be in saturation,

 $V_{torid} = V_{torid} - V_{torid}$
 $V_{torid} = V_{torid} - V_{torid}$
 $V_{torid} = V_{torid} - V_{torid}$

Honce, input voltage, $V_i = V_{ion} + V_{cm} \pm \frac{V_{cd}}{2} \in [1.5, 4.5]V$

For M6 to be in saturation,

For M6 to be in saturation, Vo ≥ Var6-Vm > [Vo≥0.5V]

For Ms to be in saturation, Vo ≤ VG5 + VTP => [Vo ≤ 9.5V] Honce, output vellage, Vo= Vobinst Vout E [0,5,4.5] v