

A

B

C

D


A

B






















C

D


68	GND	
67	CD2#	O
66	MDO2	O
65	MDO1	O
64	MDO0	O
63	MOSTRT	O
62	MOVA	O
61	REG#	I
60	INPACK	O
59	WAIT#	O
58	RESET	I
57	MCLKO	O
56	MDI7	I
55	MDI6	I
54	MDI5	I
53	MDI4	I
52	VPP2	
51	VCC	
50	MDI3	I
49	MDI2	I
48	MDI1	I
47	MDI0	I
46	MISTR	I
45	IOWR#	I
44	IORD#	I
43	VS1#	O
42	CE2#	I
41	MD07	O
40	MD06	O
39	MD05	O
38	MD04	O
37	MD03	O
36	CD1#	O
35	GND	



GND	34
I/O D2	32
I/O DI	31
I/O DO	30
I AO	29
I A1	28
I A2	27
I A3	26
I A4	25
I A5	24
I A6	23
I A7	22
I A12	21
I MCLK	20
I MIVA	19
I VPP1	18
VCC	17
O IREQ	16
I WE#	15
I A14	14
I A13	13
I A8	12
I A9	11
I A11	10
I OE#	9
I CE1#	8
I/O D7	7
I/O D6	5
I/O D5	4
I/O D4	3
I/O D3	2
GND	1





Title		
Size	Number	Revision
A3		
Date:	4.07.2025	Sheet of
File:	C:\Users\MAIN\SchDoc	Drawn By:




Title		
Size	Number	Revision
A3		
Date:	4.07.2025	Sheet of
File:	C:\Users\... \FPGA_POWER.SchDoc	Drawn By:

MAIN[7B] SPI2




MAIN[7A] IREQ# IREQ#
MAIN[7A] CI_RESE CI_RESET
MAIN[7B] LED2 LED2


MAIN[7A] OSC_27MHz STM_27MHz




КОИТ	ЦЕПЬ
1	
2	
3	
4	
5	
6	
7	



Title		
Size A4	Number	Revision
Date: 4.07.2025	Sheet of	
File: C:\Users\...\STM32.SchDoc	Drawn By:	





Title		
Size	Number	Revision
A4		
Date:	4.07.2025	Sheet of
File:	C:\Users\...\FLASH.SchDoc	Drawn By:

1

2

3

4

rev.1first release

rev.1.1SCHEMATIC

signal BUS_OE to U1 pin 83 (R30, R31, R33, R34, R35 убраны)

пины ПЛИС 94, 96, 97 убраны DNP резисторы, 0 Ohm подключены к GND напрямую

убраны разъемы J2 (программирования флэш), J4 (AS mode ПЛИС)

R8 корректно подключен с пина 4 IC2 на GND (был на VCC)

RN1 - RN12 заменены с 330 Ом на 33 Ома

R6, R7 убраны (поддержка STM32F1 отсутствует)

LED1 переключен на ПЛИС

X1 -> заменен на J2 -> заменен на PBS2-6

VPP и VCC разделены. Пины 18 и 52 (VPP) отключены от шины питания VCC.

PCB

PCB сжать до 50*75

корректное подключение полигона 3V3 рядом с DCDC

STACKUPTotal 0.86mm

Copper 1oz

IMPEDANCEWidth 0.15mm - S75 - Imp 68.2(-9%)Standart = 60-90 Ohm

ADD "POWER" class with VIA 0.6/0.3

rev.1.11STM_RCC_OUT убран с ПЛИС и CTM, на 5 OSC_IN заеден сигал с генератора у3

TODOразобраться с питанием ПЛИС, лишние домены с DCDC убрать

rev.2.0Lattice FP caBGA256recommended.45 0.53

example 0.35 0.5 0.100/0.100 0.4/0.15

current 0.42 0.54 0.125/0.125 0.4/0.2

update BOM

SN74CBTLV1G12
5DCKR

Title

Size
A4

Number

Revision

Date:
4.07.2025

Sheet of

File:
C:\Users\...\INFO.SchDoc

Drawn By:

Layer	Name	Material	Thickness	Constant	Board Layer Stack
	Top Overlay				[Hatched pattern]
	Top Solder	SM-001	0,025mm	3.5	
	Top Copper Plating	PbSn	0,027mm		
1	Top Layer	CF-003	0,035mm		[Hatched pattern]
	Dielectric 1	FR4 PR	0,190mm	4.6	
2	Int1	CF-003	0,035mm		[Hatched pattern]
	Dielectric 2	FR4 Tg150	0,236mm	4.1	
3	Int2	CF-003	0,035mm		[Hatched pattern]
	Dielectric 3	FR4 PR	0,190mm	4.6	
4	Bottom Layer	CF-003	0,035mm		[Hatched pattern]
	Bottom Copper Plating	PbSn	0,027mm		
	Bottom Solder	SM-001	0,025mm	3.5	
	Bottom Overlay				[Hatched pattern]

Total board thickness: 0,861mm

