









Title		
Size A3	Number	Revision
Date: 9.01.2025	Sheet of	
File: C:\Documents\...\FPGA_POWER.SchDoc	Drawn By:	






Title		
Size	Number	Revision
A4		
Date	9.01.2025	Sheet of
File	C:\Documents\...\FLASH.SchDoc	Drawn By:



КОИТ	ЦЕПЬ
1	
2	
3	
4	
5	
6	
7	



Title		
Size A4	Number	Revision
Date	9.01.2025	Sheet of
File:	C:\Documents\...\STM32SchDoc	Drawn By: