








68	GND	
67	CD2#	O
66	MDO2	O
65	MDO1	O
64	MDO0	O
63	MOSTRT	O
62	MOVAL	O
61	REG#	I
60	INPACK#	O
59	WAIT#	O
58	RESET	I
57	MCLK	O
56	MDI7	I
55	MDI6	I
54	MDI5	I
53	MDI4	I
52	VPP2	
51	VCC	
50	MDI3	I
49	MDI2	I
48	MDI1	I
47	MDI0	I
46	MISTR#	I
45	IOWR#	I
44	IORD#	I
43	VS1#	O
42	CE2#	I
41	MDO7	O
40	MDO6	O
39	MDO5	O
38	MDO4	O
37	MDO3	O
36	CD1#	O
35	GND	





GND	34
ways:IOIS1	33
I/O D2	32
I/O DI	31
I/O DO	30
I AO	29
I AI	28
I A2	27
I A3	26
I A4	25
I A5	24
I A6	23
I A7	22
I A12	21
I MCLK	20
I MIVA	19
tagc VPP1	18
VCC	17
O IREQ#	16
I WE#	15
I A14	14
I A13	13
I A8	12
I A9	11
I AI1	10
I OE#	9
I A10	8
I CE1#	7
I/O D7	6
I/O D6	5
I/O D5	4
I/O D4	3
I/O D3	2
GND	1



Title		
Size	Number	Revision
Date:	7.21.2025	Sheet of
File:	C:\Documents\MAIN.SchDoc	Drawn By:




Configuration Mode	Bus Size	Dedicated CFG[2:0]	Clock		Shared Pins	Dedicated Pins
			CLK	I/O		
SSPI	1 Bit	001	Pin	Input	MISO, MOSI, SI, DOUT,	PROGRAMM, INITN, DONE
MSPi <sup>2</sup>	2 Bits	010	MCLK	Output	MISO, MOSI, CS <sub>SSPI</sub> , DOUT	PROGRAMM, INITN, DONE
	4 Bits				D1:0, CS <sub>SSPI</sub> , DOUT	
	8 Bits				D3:0, CS <sub>SSPI</sub> , DOUT	
SCM	1 Bit	101	CLK	Input	D, DOUT	PROGRAMM, INITN, DONE
SPCM (Parallel)	8 Bits	111	CCLK	Input	D7:0, DOUT, CS <sub>ON</sub> , BUSY, WRITEN, CS <sub>N</sub> , CS <sub>1N</sub>	PROGRAMM, INITN, DONE
JTAG	1 Bit	xxx	TCK	Input	—	TCK, TMS, TDI, TDO



Title		
Size A3	Number	Revision
Date: File:	7.21.2025 C:\Documents\...\FPGA_POWER.SchDoc	Sheet of Drawn By:

MAIN[7B], FPGA[1C] SPI2



CI\_RESET

IREQ#

JTMS/SWDIO

JTCK/SWCLK

LED2

SPI

SPI2\_SCK  
SPI2\_CS  
SPI2\_MISO  
SPI2\_MOSI

SPI2

MAIN[7A], FPGA[1B] IREQ#

MAIN[7A], FPGA[1B] CI\_RESET

MAIN[7B] LED2

MAIN[7A], FPGA[8B] OSC\_27MHz

STM\_27MHz

STM32F302C8T6

R10 10 kOhms

CI\_RESET


+3V3\_STM  
FB1  
120 Ohms @ 100 MHz

FB2  
120 Ohms @ 100 MHz

C9 0.1 μF  
C10 0.1 μF  
C11 0.1 μF  
C12 1 μF  
C13 10 μF

C6 0.1 μF  
C7 1 μF

J2



КОИТ	ЦЕПЬ
1	
2	
3	
4	
5	
6	
7	


+3V3\_STM


R12 10 kOhms

STM\_RST

C18 0.1 μF

Title		
Size A4	Number	Revision
Date 7.21.2025	Sheet of	
File C:\Documents\...\STM32.SchDoc	Drawn By:	





Title		
Size A4	Number	Revision
Date 7.21.2025	Sheet of	
File C:\Documents\...\FLASH.SchDoc	Drawn By:	

	1	2	3	4																				
A	<div>rev.1first release</div> <div>rev.1.1SCHEMATIC</div> <div>signal BUS_OE to U1 pin 83 (R30, R31, R33, R34, R35 убраны)</div> <div>пины ПЛИС 94, 96, 97 убраны DNP резисторы, 0 Ohm подключены к GND напрямую</div> <div>убраны разъемы J2 (программирования флэш), J4 (AS mode ПЛИС)</div> <div>R8 корректно подключен с пина 4 IC2 на GND (был на VCC)</div> <div>RN1 – RN12 заменены с 330 Ом на 33 Ома</div> <div>R6, R7 убраны (поддержка STM32F1 отсутствует)</div> <div>LED1 переключен на ПЛИС</div> <div>X1 -&gt; заменен на J2 -&gt; заменен на PBS2-6</div> <div>VPP и VCC разделены. Пины 18 и 52 (VPP) отключены от шины питания VCC.</div>		<div>rev.2.0Lattice FP caBGA256</div> <div>recommend0.450.53</div> <div>example0.350.50.100/0.1000.4/0.15</div> <div>current0.420.540.125/0.1250.4/0.2</div>	<div>update BOM</div> <div>SN74CBTLV1G125DCKR</div>	A																			
B	<div>PCB</div> <div>PCB сжать до 50*75</div> <div>корректное подключение полигона 3V3 рядом с DCDC</div> <div>STACKUPTotal 0.86mm</div> <div>Copper 1oz</div> <div>IMPEDANCEWidth 0.15mm – S75 – Imp 68.2(-9%)Standart = 60-90 Ohm</div> <div>ADD "POWER" class with VIA 0.6/0.3</div>				B																			
C	<div>rev.1.1.1STM_RCC_OUT убран с ПЛИС и CТМ, на 5 OSC_IN заеден сигнал с генератора у3</div>				C																			
D	<div>TODOразобраться с питанием ПЛИС, лишние домены с DCDC убрать</div>				D																			
	1	2	3	4																				
<table><tr><td colspan="4">Title</td></tr><tr><td>Size</td><td colspan="2">Number</td><td>Revision</td></tr><tr><td>A4</td><td colspan="2"></td><td></td></tr><tr><td>Date:</td><td colspan="2">7.21.2025</td><td>Sheet of</td></tr><tr><td>File:</td><td colspan="2">C:\Documents\...\INFO.SchDoc</td><td>Drawn By:</td></tr></table>					Title				Size	Number		Revision	A4				Date:	7.21.2025		Sheet of	File:	C:\Documents\...\INFO.SchDoc		Drawn By:
Title																								
Size	Number		Revision																					
A4																								
Date:	7.21.2025		Sheet of																					
File:	C:\Documents\...\INFO.SchDoc		Drawn By:																					

Title			
Size	Number		Revision
A4			
Date:	7.21.2025		Sheet of
File:	C:\Documents\...\INFO.SchDoc		Drawn By: