



PCIe Connector




| Title | | |
|-------|---------------------------------|-----------|
| Size | Number | Revision |
| A3 | | |
| Date: | 7.21.2025 | Sheet of |
| File: | C:\Documents\...\01-PCIe.SchDoc | Drawn By: |

INPUT/OUTPUT SMA


Using USB MUX To select Input vs Output, cheap, lots of options, low prop delay

BOM Option to connect I225 directly
Also BOM options for how DPLL connects to I225 SDP0 and SDP1




| Title | | |
|-------|------------------------------------|-----------|
| Size | Number | Revision |
| A3 | | |
| Date: | 7.21.2025 | Sheet of |
| File: | C:\Documents\...\02-USER_IO.SchDoc | Drawn By: |

SYSTEM STATUS LEDS



| | | |
|------------|--------------------------------------|----------|
| Title | | |
| Size A4 | Number | Revision |
| Date: | 7.21.2025 | Sheet of |
| File: | C:\Documents\..03-USER_IO_STATUS.Dwg | |



A

B

C


D

A


B

C





D










My layout footprint is messed up, verify pin ordering in layout and flip as needed




| Title | | |
|-------|-----------------------------------|-----------|
| Size | Number | Revision |
| A3 | | |
| Date: | 7.21.2025 | Sheet of |
| File: | C:\Documents\...\08-I225-1.SchDoc | Drawn By: |




| Title | | |
|-------|-----------------------------------|-----------|
| Size | Number | Revision |
| A3 | | |
| Date: | 7.21.2025 | Sheet of |
| File: | C:\Documents\...\09-I225-2.SchDoc | Drawn By: |



| | | |
|-----------|-----------------------------------|-----------|
| Title | | |
| Size C | Number | Revision |
| Date: | 7.21.2025 | Sheet of |
| File: | C:\Documents\...\11-DPLL-2.SchDoc | Drawn By: |




| Title | | |
|-------|---------------------------------------|-----------|
| Size | Number | Revision |
| A3 | | |
| Date: | 7.21.2025 | Sheet of |
| File: | C:\Documents\...\13-Power-P3V3.SchDoc | Drawn By: |





| Title | | |
|------------|--|-----------|
| Size A3 | Number | Revision |
| Date: | 7.21.2025 | Sheet of |
| File: | C:\Documents\...\14-Power-P1 V8.SchDoc | Drawn By: |









Socket 2 Key B PCIe-based WWAN Adapter Pinout , table 3-21 in M.2 spec



| | | |
|------------|---------------------------------|-----------|
| Title | | |
| Size A3 | Number | Revision |
| Date: | 7.21.2025 | Sheet of |
| File: | C:\Documents\115-M2_GNSS_SchDoc | Drawn By: |



Calibration traces



| | | |
|------------|---|----------|
| Title | | |
| Size A3 | Number | Revision |
| Date: | 7.21.2025 | Sheet of |
| File: | C:\Documents\...\16-DPLL Spare UFLS.DWG | |