



OCP 3.0 - PCIe CLB Gen 5 - X02

OCP3 Load Compliance Board (CLB)



Note: Board Refclk 3 removed to make room for PCIe OCP to CPU 0




Table of Contents

Page 1: Title, Block Diagram
Page 2: Stackup
Page 3: Brd1 0-7: OCP Edge Conn
Page 4: Brd1 0-7: CMTS ckt
Page 5: Brd1 0-3: SMPs
Page 6: Brd1 4-7: SMPs
Page 7: Brd3 8-15: OCP Edge Conn
Page 8: Brd3 8-15: CMTS ckt
Page 9: Brd3 8-11: SMPs
Page 10: Brd3 12-15: SMPs
Page 11: Coupons
Page 12: Calibration Board











PWA: 83DG8
PWB: RX1NY
Sch: C7D95

Change History:
X00 - Initial design
X01 - Schematic updated for new MMPX connectors, new stackup, CMTS circuit, Gen 5 capable clock buffer
X02 - PCB material information updated (page 2), no schematic changes





ADD C7D95 Schematic
ADD RX1NY PWB

Stackup

叠板图:

Lyr	铜厚	铜厚	Image	Er	芯板结构	客户要求(mil)	物料名称(mil)
gtl	CU(%)50	0.5oz+plating		0.00			Foil 0.5oz
				3.41		2.76+0.71/-0.71mil	R5670G 1080 RC64
l2s	CU(%)77	1oz		3.71	2116*4		R5775G 19.69mil 1/1(不含铜)
l3s	CU(%)75	1oz					
				3.84			R5670G 2116 RC54
				3.84		9.25+1.5/-1.5mil	R5670G 2116 RC54
l4s	CU(%)77	1oz		3.71	2116*4		R5775G 19.69mil 1/1(不含铜)
l5s	CU(%)80	1oz					
				3.41		2.76+0.71/-0.71mil	R5670G 1080 RC64
gbl	CU(%)50	0.5oz+plating		0.00			Foil 0.5oz

Finish Board Thickness(mil): 62.99+ 6.30/- 6.30 (over fingers)

Single Ended								
Index	Layer	Imp Model	WithCoat	Ref Layer	Original LW/LS(mil)	Adjusted LW/LS(mil)	Adjusted Imp(ohm)	Org Imp (ohm)
1	L1		Y	L2	ORG_LW: 6.000	ADJ_LW: 6.595	42.50	42.5+/-10%
2	L6		Y	L5	ORG_LW: 6.000	ADJ_LW: 6.600	42.81	42.5+/-10%
Differential								
Index	Layer	Imp Model	WithCoat	Ref Layer	Original LW/LS(mil)	Adjusted LW/LS(mil)	Adjusted Imp(ohm)	Org Imp (ohm)
3	L1		Y	L2	ORG_LW: 5.000 ORG_S: 7.000	ADJ_LW: 5.455 ADJ_S: 6.545	84.99	85.0+/-10%
4	L6		Y	L5	ORG_LW: 5.000 ORG_S: 7.000	ADJ_LW: 5.500 ADJ_S: 6.500	85.08	85.0+/-10%


WARRANTY NOTE :
THIS CONTRIBUTION IS PROVIDED WITHOUT WARRANTY
OF ANY KIND AND IS PROVIDED AS-IS, AND THE CONTRIBUTOR DISCLAIMS ALL WARRANTIES,
INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY AND
FITNESS FOR A PARTICULAR PURPOSE, AS WELL AS ANY WARRANTIES EXPRESS, IMPLIED, OR
STATUTORY.

TITLE OCP3 SI GEN 5 RX CLB
DWG NO. C7D95
REV. X02
DATE Wednesday, June 28, 2023
SHEET 2 of 12





Board 1 - Rx/Tx Lanes 0-7


PRSNBTB[3:0]_N = 1110 -> x8 link



P01: pin A6 is now SLOT ID1



Faceplate Mtg Holes




2D BARCODE
TYPE T
LBL1
ROOM = BRD1

WARRANTY NOTE :
THIS CONTRIBUTION IS PROVIDED WITHOUT WARRANTY
OF ANY KIND AND IS PROVIDED AS IS. AND THE CONTRIBUTOR DISCLAIMS ALL WARRANTIES,
INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY AND
FITNESS FOR A PARTICULAR PURPOSE, AS WELL AS ANY WARRANTIES EXPRESS, IMPLIED, OR
STATUTORY.

TITLE OCP3 SI GEN 5 RX CLB
DWG NO. C7D95
REV. X02
DATE Wednesday, June 28, 2023
SHEET 3 of 12




Board 1 - Rx/Tx Lanes 0-7 (cont)




Board 1 - Rx/Tx Lanes 0-7 (cont)

CPU RX



CPU TX




ROOM = BRD1


WARRANTY NOTE :		TITLE OCP3 SI GEN 5 RX CLB		
THIS CONTRIBUTION IS PROVIDED WITHOUT WARRANTY OF ANY KIND AND IS PROVIDED AS-IS. AND THE CONTRIBUTOR DISCLAIMS ALL WARRANTIES, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AS WELL AS ANY WARRANTIES EXPRESS, IMPLIED, OR STATUTORY.		DWG NO. C7D95	REV. X02	
		DATE Wednesday, June 28, 2023	SHEET 5 of 12	

Board 1 - Rx/Tx Lanes 0-7 (cont)

CPU RX



CPU TX



ROOM = BRD1

WARRANTY NOTE :

THIS CONTRIBUTION IS PROVIDED WITHOUT WARRANTY OF ANY KIND AND IS PROVIDED AS-IS, AND THE CONTRIBUTOR DISCLAIMS ALL WARRANTIES, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AS WELL AS ANY WARRANTIES EXPRESS, IMPLIED, OR STATUTORY.

TITLE OCP3 SI GEN 5 RX CLB

DWG NO. C7D95

REV. X02


DATE Wednesday, June 28, 2023

SHEET 6 of 12



Board 2 - Rx/Tx Lanes 8-15

PRSNTB[3:0]_N = 1110 -> x8 link



P01: pin A6 is now SLOT ID1

D

D

C



C

B



B

A

A



Faceplate Mtg Holes




P01: moved PWRBRK_N to pin A70

ROOM = BRD2

WARRANTY NOTE :		TITLE OCP3 SI GEN 5 RX CLB		
OF ANY KIND AND IS PROVIDED AS IS. AND THE CONTRIBUTOR DISCLAIMS ALL WARRANTIES, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AS WELL AS ANY WARRANTIES EXPRESS, IMPLIED, OR STATUTORY.		DWG NO. C7D95	REV. X02	
		DATE Wednesday, June 28, 2023	SHEET 7 of 12	

Board 2 - Rx/Tx Lanes 8-15 (Cont.)




WARRANTY NOTE:		THIS CONTRIBUTION IS PROVIDED WITHOUT WARRANTY OF ANY KIND AND IS PROVIDED AS IS. AND THE CONTRIBUTOR DISCLAIMS ALL WARRANTIES, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AS WELL AS ANY WARRANTIES EXPRESS, IMPLIED, OR STATUTORY.	
TITLE		OCP3 SI GEN 5 RX CLB	
DWG NO.		C7D95	REV. X02
DATE		Wednesday, June 28, 2023	SHEET 8 of 12




Board 2 - Rx/Tx Lanes 8-15 (Cont.)

CPU RX



CPU TX



ROOM = BRD2

WARRANTY NOTE :

THIS CONTRIBUTION IS PROVIDED WITHOUT WARRANTY OF ANY KIND AND IS PROVIDED AS-IS, AND THE CONTRIBUTOR DISCLAIMS ALL WARRANTIES, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AS WELL AS ANY WARRANTIES EXPRESS, IMPLIED, OR STATUTORY.

TITLE OCP3 SI GEN 5 RX CLB

DWG NO. C7D95

REV. X02

DATE Wednesday, June 28, 2023



SHEET 9 of 12



Board 2 - Rx/Tx Lanes 8-15 (Cont.)

CPU RX


CPU TX




ROOM = BRD2

WARRANTY NOTE :		TITLE OCP3 SI GEN 5 RX CLB		
OF ANY KIND AND IS PROVIDED AS-IS, AND THE CONTRIBUTOR DISCLAIMS ALL WARRANTIES, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AS WELL AS ANY WARRANTIES EXPRESS, IMPLIED, OR STATUTORY.		DWG NO. C7D95	REV. X02	
		DATE Wednesday, June 28, 2023	SHEET 10 of 12	


Impedance Coupons - Breakaway Tab 1
(6 inches)




SMA5 (5 in and 10 in) - Breakaway Tab 2




SMA2 (2 in) - Breakaway Tab 2




CLB CALIBRATION BOARD - Breakaway Tab 2



CPU RX



CPU TX



ROOM = CAL

WARRANTY NOTE :		TITLE OCP3 SI GEN 5 RX CLB	
THIS CONTRIBUTION IS PROVIDED WITHOUT WARRANTY OF ANY KIND AND IS PROVIDED AS-IS. AND THE CONTRIBUTOR DISCLAIMS ALL WARRANTIES, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AS WELL AS ANY WARRANTIES EXPRESS, IMPLIED, OR STATUTORY.		DWG NO. C7D95	REV. X02
DATE Wednesday, June 28, 2023		SHEET 12 of 12	

