




INPUT/OUTPUT SIGNALS




SYSTEM STATUS LEDS











IO STATUS LEDS


LED DRIVER (0x6E)




Title		
Size	Number	Revision
A3		
Date:	4.20.2025	Sheet of
File:	C:\Documents\102-USER_IO_STATUS	1





PCIe Connector




JTAG











DIP Switch, Configure UART and PPS Single ended versus differential
UART either goes to FPGA or to GPS2
UART_SEL = 0 for FTDI <-> GPS2, 1 for FTDI <-> FPGA and FPGA <-> GPS2
PPS_SEL = 0 for Single Ended PPS, 1 for Differential PPS (SA53)

Connect UART to MAC otherwise




Title		
Size	Number	Revision
B		
Date:	4.20.2025	Sheet of
File:	C:\Documents\...\08-DIPSwitches_I2C_Sch	Down By:

Socket 2 Key B PCIe-based WWAN Adapter Pinout , table 3-21 in M.2 spec



Title		
Size B	Number	Revision
Date:	4.20.2025	Sheet of
File:	C:\Documents\...\10-M2_GPS.SchDoc	Drawn By:



Title		
Size	Number	Revision
B		
Date:	4.20.2025	Sheet of
File:	C:\Documents\11-M2_RCB_MUX.Sch	Drawn By: