


5 4 3 2 1

OCP 3.0 - PCIe CLB Gen 5 - X02

OCP3 Load Compliance Board (CLB)







Note: Board Refclk 3 removed to make room for PCIe OCP to CPU 0

Differential Impedance Coupons (6")

85ohm, top and bottom

100ohm, top and bottom

Single Ended Impedance Coupons (6")

42.5ohm, top and bottom

Set 2 Dil Coupons

85 ohm, top and bottom

CLB Breakaway Tab #1

Table of Contents

Page 1: Title, Block Diagram

Page 2: Stackup

Page 3: Brd1 0-7: OCP Edge Conn

Page 4: Brd1 0-7: CMTS ckt

Page 5: Brd1 0-3: SMPs Page 6: Brd1 4-7: SMPs

Page 7: Brd3 8-15: OCP Edge Conn

Page 8: Brd3 8-15: CMTS ckt Page 9: Brd3 8-11: SMPs

Page 10: Brd3 12-15: SMPs

Page 11: Coupons

Page 12: Calibration Board

PWA: 83DG8 PWB: RX1NY Sch: C7D95

Change History:

X00 - Initial design

X01 - Schematic updated for new MMPX connectors, new stackup, CMTS circuit, Gen 5 capable clock buffer

X02 - PCB material information updated (page 2), no schematic changes

WARRANTY NOTE:

THIS CONTRIBUTION IS PROVIDED WITHOUT WARRANTY
OF ANY KIND AND IS PROVIDED AS-IS, AND THE CONTRIBUTION DISCLAINS ALL WARRANTIES, INCLUDING WITHOUT LIMITATION WARRANTIES OF NOTH-PRINGEMENT, MERCHAITABLITY AND THE CONTRIBUTION OF STRIPLY AND THE CONTRIBUTION OF STRIPLY OF THE CONTRIBUTION OF STRIPLY OF THE CONTRIBUTION OF STRIPLY OF THE CONTRIBUTION OF THE CONTRIBUTION

TITLE OCP3 SI GEN 5 RX CLB

DWG NO. C7D95

DATE Wednesday, June 28, 2023

SHEET 1 of 12

ADD C7D95 Schematic

ADD RX1NY PWB

5

4

3

_

