



SPACEMIT
进迭时空

Power Stone™ P1

Multi-channel PMIC

optimized for high-performance multi-core

Datasheet
2025/03/31
V2.0

Version History

Version	Date	Notes
V2.0	2025.03.31	Restructured and improved the quality of all content of the whole document
V1.3	2025.03.28	Quick revision of all content of the whole document
V1.2	2024.09.11	Update parameters
V1.1	2024.05.04	Update parameters
V1.0	2024.02.08	Initial version

Copyright Notice

Copyright © 2025 SpacemiT. All rights reserved.

Without the written approval of SpacemiT (Hangzhou) Technology Co. Ltd. (hereafter SpacemiT), no individual or entity may excerpt, copy or distribute any part or all of the content of this document in any form.

The copyrights of all materials and contents set forth herein are owned by SpacemiT and/or its subsidiaries, except for those specifically indicated as reference to any other party (if any).

The content of this document may be periodically updated due to product version upgrades or other reasons. Unless otherwise specified, this document is provided solely as a user guide, and THE INFORMATION AND ADVICE PROVIDED IN THIS DOCUMENT DO NOT CONSTITUTE ANY EXPLICIT OR IMPLIED WARRANTIES. TO THE EXTENT NOT PROHIBITED BY LAW, THE COMPANY SHALL NOT BE LIABLE FOR ANY FORM OF DAMAGE CAUSED BY THIS DOCUMENT.

SpacemiT (Hangzhou) Technology Co. Ltd.

Address: Room 701, Block B, Future Center, Wuchang Street, Yuhang District, Hangzhou City, Zhejiang Province, China

Website: <https://www.spacemit.com>

Email: business@spacemit.com

Telephone: (+86) 0571-89000775

Table of Contents

Version History	I
Copyright Notice	II
Table of Contents	III
List of Figures	VI
List of Tables	VII
1. Product Overview	1
1.1. General Description	1
1.2. Key Features	1
1.3. Applications	2
2. Block Diagram	3
3. Pin Configuration Diagram	4
4. Absolute Maximum Ratings	7
5. Electrical Characteristics	8
5.1. Recommended Operating Conditions	8
5.2. Power Consumption in Different Modes	8
5.3. Digital I/O Electrical Characteristics	8
5.4. Watchdog Timer	9
5.5. LDO Characteristics	9
5.5.1. AONLDO	9
5.5.2. ALDO1 ~ ALDO4	10
5.5.3. DLDO1/2/3/5/6	11
5.5.4. DLDO4 / DLDO7	12
5.6. BUCK 1 ~ 6	13
5.7. Load Switch	16
5.8. ADC	16
5.9. Internal Clocks	16
5.10. 32 kHz Crystal Oscillator	17
5.11. POR / PDR	17
5.12. RTC Module POR / PDR	17
6. Functional Description	18
6.1. Power Management Pins	18
6.1.1. PWRKY Pin	18
6.1.2. INT Pin	20
6.1.3. PGOOD Pin	20
6.1.4. PWRCTRL Pin	21
6.1.5. SLEEP/WKUP Pin	22
6.1.6. nRESET Pin	22
6.1.7. EXT_EN Pin	23

6.1.8. VSET5 / VSET6 Pins	24
6.1.9. OUT_32K Pin	24
6.2. Operating Modes	24
6.2.1. Reset Mode	26
6.2.2. RTC Mode	26
6.2.3. Shutdown Mode	26
6.2.4. Active Mode	26
6.2.5. Sleep Mode	27
6.2.6. Mode Status Overview	27
6.3. PMIC Events and Behaviors	28
6.4. Sequence Controller	28
6.4.1. Power-On Events	30
6.4.2. Power-On Sequence	31
6.4.3. Shutdown Event Types	33
6.4.4. Shutdown Sequence	33
6.4.5. Sleep Events	35
6.4.6. Sleep Sequence	35
6.4.7. Wake-up Events	35
6.4.8. Wake-up Sequence	35
6.4.9. Reset Events	36
6.4.10. Reset Sequence	36
6.5. Watchdog	37
6.6. GPIO	38
6.7. I2C Communication Interface	38
6.8. LDO	38
6.9. BUCK	39
6.10. Shutdown Protection	40
6.10.1. Power Rail Fault Protection	40
6.10.2. Other Fault Protection	41
6.11. Load Switch	41
6.12. Battery Charging	41
6.13. ADC Control Circuit	42
6.13.1. Channel Selection	42
6.13.2. Manual Mode	43
6.13.3. Automatic Mode	44
6.13.4. ADC Result Filtering	45
6.14. RTC Module	46
6.14.1. RTC Calendar	46
6.14.2. RTC Alarm	47
6.14.3. Second Counting	47
7. Registers	48

7.1. Register Attribute Definitions	48
7.2. Register Map	48
7.2.1. Register Map Overview	48
7.2.2. Register Description	53
8. Package Information	106
9. Tray Information	107

List of Figures

Figure 2-1	Block Diagram	3
Figure 3-1	P1 Pin Configuration	4
Figure 6-1	Power-On Mode Events	20
Figure 6-2	Shutdown Mode Events	20
Figure 6-3	Mode Transition States	25
Figure 6-4	Sequence Controller Timing Diagram	30
Figure 6-5	Power-On/Off Threshold Switching Diagram	31
Figure 6-6	Power-On Sequence Diagram	33
Figure 6-7	Shutdown Sequence Timing Diagram	34
Figure 6-8	Reset Sequence Diagram	37
Figure 6-9	Cold Reset Sequence Diagram	37
Figure 6-10	ADC Module Operation Diagram	42
Figure 6-11	ADC Channel 0 Scan Diagram	44
Figure 6-12	ADC Automatic Scan Diagram	45
Figure 6-13	ADC Result Filtering Diagram	46

List of Tables

Table 3-1	Pin Type Definitions	4
Table 3-2	Pin Descriptions	5
Table 4-1	Absolute Maximum Ratings	7
Table 5-1	Recommended Operating Condition	8
Table 5-2	Power Consumption in Different Modes	8
Table 5-3	Digital I/O Electrical Characteristics	8
Table 5-4	Watchdog Timer Characteristics	9
Table 5-5	AONLDO Electrical Characteristics	9
Table 5-6	ALDO1 ~ ALDO4 Electrical Characteristics	10
Table 5-7	DLDO1/2/3/5/6 Electrical Characteristics	11
Table 5-8	DLDO4 / DLDO7 Electrical Characteristics	12
Table 5-9	BUCK1 ~ BUCK6 Electrical Characteristics - General Buck Parameters	13
Table 5-10	BUCK1 ~ BUCK6 Electrical Characteristics - Buck 1 ~ 2 (Single Buck)	14
Table 5-11	BUCK1 ~ BUCK6 Electrical Characteristics - Buck 3 ~ 4	15
Table 5-12	BUCK1 ~ BUCK6 Electrical Characteristics - Buck 5 ~ 6	15
Table 5-13	Load Switch Electrical Characteristics	16
Table 5-14	ADC Electrical Characteristics	16
Table 5-15	ADC Internal Reference Electrical Characteristics	16
Table 5-16	Internal LSI Electrical Characteristics	16
Table 5-17	Internal HSI Electrical Characteristics	17
Table 5-18	32 kHz Crystal Oscillator Electrical Characteristics	17
Table 5-19	Power-On Reset (POR) and Power-Down Reset (PDR) Electrical Characteristics	17
Table 5-20	POR / PDR Electrical Characteristics	17
Table 6-1	Power Management Pins	18
Table 6-2	EXT_EN Output Control Across Different Modes	23
Table 6-3	VSET Voltage Control Logic	24
Table 6-4	PMIC Mode Management	27
Table 6-5	PMIC Events and Behaviors	28
Table 6-6	Power Rail State & Output by Mode	30
Table 6-7	LDO Control Parameters	38
Table 6-8	BUCK Control Parameters	39
Table 6-9	Over-Temperature Protection Levels	41
Table 6-10	ADC Measurement Channels	43
Table 7-1	Register Base Attributes	48
Table 7-2	Register Attribute Modifiers	48
Table 7-3	Register Map	48
Table 7-4	GPIO_IDR	53
Table 7-5	GPIO_ODR	53
Table 7-6	GPIO_PUPD0	53

Table 7-7	GPIO_PUPD1	54
Table 7-8	GPIO_DEB_EN	54
Table 7-9	GPIO_OD	55
Table 7-10	GPIO_ITYPE0	55
Table 7-11	GPIO_ITYPE1	56
Table 7-12	GPIO_MODE0	56
Table 7-13	GPIO_MODE1	57
Table 7-14	GPIO_AF01	57
Table 7-15	GPIO_AF23	58
Table 7-16	GPIO_AF45	58
Table 7-17	RTC_COUNT_S	59
Table 7-18	RTC_COUNT_MI	59
Table 7-19	RTC_COUNT_H	59
Table 7-20	RTC_COUNT_D	59
Table 7-21	RTC_COUNT_MO	59
Table 7-22	RTC_COUNT_Y	59
Table 7-23	RTC_ALARM_S	60
Table 7-24	RTC_ALARM_MI	60
Table 7-25	RTC_ALARM_H	60
Table 7-26	RTC_ALARM_D	60
Table 7-27	RTC_ALARM_MO	60
Table 7-28	RTC_ALARM_Y	61
Table 7-29	RTC_SECOND_A	61
Table 7-30	RTC_SECOND_B	61
Table 7-31	RTC_SECOND_C	61
Table 7-32	RTC_SECOND_D	61
Table 7-33	RTC_CTRL	61
Table 7-34	ADC_CTRL(*1)	62
Table 7-35	ADC_CFG0(*1)	63
Table 7-36	ADC_CFG1 (*1)	63
Table 7-37	ADC_CFG2 (*1)	64
Table 7-38	ADC_AUTO (*1)	65
Table 7-39	ADC_MAN_EN0 (*1)	65
Table 7-40	ADC_MAN_EN1 (*1)	66
Table 7-41	ADC_MAN_EN2 (*1)	67
Table 7-42	ADC_MAN_RES_H (*1)	68
Table 7-43	ADC_MAN_RES_L (*1)	68
Table 7-44	ADC_TJ_RES_H (*1)	68
Table 7-45	ADC_TJ_RES_L (*1)	69
Table 7-46	ADC_IN0_RES_H (*1)	69
Table 7-47	ADC_IN0_RES_L (*1)	69

Table 7-48	ADC_IN1_RES_H (*1)	69
Table 7-49	ADC_IN1_RES_L (*1)	70
Table 7-50	ADC_IN2_RES_H (*1)	70
Table 7-51	ADC_IN2_RES_L (*1)	70
Table 7-52	ADC_IN3_RES_H (*1)	70
Table 7-53	ADC_IN3_RES_L (*1)	71
Table 7-54	ADC_IN4_RES_H (*1)	71
Table 7-55	ADC_IN4_RES_L (*1)	71
Table 7-56	ADC_IN5_RES_H (*1)	71
Table 7-57	ADC_IN5_RES_L (*1)	72
Table 7-58	ADC_VTH_TJ_H (*1)	72
Table 7-59	ADC_VTH_TJ_L (*1)	72
Table 7-60	ADC_IN0_VTH_H (*1)	72
Table 7-61	ADC_IN0_VTH_L (*1)	72
Table 7-62	ADC_IN1_VTH_H (*1)	73
Table 7-63	ADC_IN1_VTH_L (*1)	73
Table 7-64	ADC_IN2_VTH_H (*1)	73
Table 7-65	ADC_IN2_VTH_L (*1)	73
Table 7-66	ADC_IN3_VTH_H (*1)	73
Table 7-67	ADC_IN3_VTH_L (*1)	73
Table 7-68	ADC_IN4_VTH_H (*1)	74
Table 7-69	ADC_IN4_VTH_L (*1)	74
Table 7-70	ADC_IN5_VTH_H (*1)	74
Table 7-71	ADC_IN5_VTH_L (*1)	74
Table 7-72	WDT_CTRL (*1)	74
Table 7-73	BBAT_CTRL (*1)	75
Table 7-74	BUCK_LDO_CFG (*1)	75
Table 7-75	BUCKx_CTRL (*1)	76
Table 7-76	BUCKx_VOLT (*1)	77
Table 7-77	BUCKx_SLP_VOLT (*1)	77
Table 7-78	SWITCH_CTRL (*1)	78
Table 7-79	AONLDO_CTRL (*1)	78
Table 7-80	ALDOx_CTRL (*1)	78
Table 7-81	ALDOx_VOLT (*1)	79
Table 7-82	ALDOx_SLP_VOLT (*1)	79
Table 7-83	DLDOx_CTRL	80
Table 7-84	DLDOx_VOLT	80
Table 7-85	DLDOx_SLP_VOLT	81
Table 7-86	PWR_CTRL0	81
Table 7-87	PWR_CTRL1	82
Table 7-88	PWR_CTRL2	82

Table 7-89	PWR_STS0	83
Table 7-90	PWR_STS1	84
Table 7-91	PWR_KEY_TIME	85
Table 7-92	PWR_SEQ_TIME	85
Table 7-93	PWR_SLOT0	86
Table 7-94	PWR_SLOT1	86
Table 7-95	PWR_SLOT2	87
Table 7-96	PWR_SLOT3	87
Table 7-97	PWR_SLOT4	88
Table 7-98	PWR_SLOT5	88
Table 7-99	PWR_SLOT6	89
Table 7-100	PWR_SLOT7	89
Table 7-101	PWR_SLOT8	90
Table 7-102	PWR_SLOT9	90
Table 7-103	PWR_SLOT10	90
Table 7-104	PWR_SLOT11	91
Table 7-105	PWR_EXT_EN	91
Table 7-106	PWR_EXT_CTRL	92
Table 7-107	EVENT0	93
Table 7-108	EVENT1	93
Table 7-109	EVENT2	94
Table 7-110	BUCK_EVENT0	95
Table 7-111	BUCK_EVNET1	95
Table 7-112	BUCK_EVNET2	96
Table 7-113	PWRKY_EVNET	96
Table 7-114	IRQ_EN0	97
Table 7-115	IRQ_EN1	97
Table 7-116	IRQ_EN2	98
Table 7-117	IRQ_BUCK_EN0	99
Table 7-118	IRQ_BUCK_EN1	99
Table 7-119	IRQ_BUCK_EN2	100
Table 7-120	IRQ_PWRKY_EN	100
Table 7-121	PROT_EN	101
Table 7-122	DEVICE_ID	102
Table 7-123	VERSION_ID	102
Table 7-124	CUSTOMER_ID	102
Table 7-125	SYS_CFG0	103
Table 7-126	SYS_CFG1	103
Table 7-127	SYS_CFG2	103
Table 7-128	MTP_KEY	104
Table 7-129	MTP_ADDR	104

Table 7-130	MTP_DATA	105
Table 7-131	MTP_CFG	105
Table 7-132	MTP_CTRL	105

1. Product Overview

1.1. General Description

SpacemiT® Power Stone™ P1 is a highly integrated multi-channel Power Management IC (PMIC) designed to meet diverse power requirements across a wide range of applications, providing customers with a complete power solution.

It integrates six Constant On-Time (COT) controlled buck converters, twelve Low Dropout Regulators (LDOs), an I2C interface, and multi-time programmable non-volatile memory (MTP), enabling highly flexible and programmable power management for mobile devices and embedded systems.

The six fully integrated buck converters provide stable power for multiple target voltage rails. The COT control architecture delivers fast load transient response. Operating in Continuous Conduction Mode (CCM), the default 1.5 MHz fixed switching frequency significantly reduces the required external inductance and capacitance. Comprehensive protection features include Undervoltage Lockout (UVLO), Overcurrent Protection (OCP), Overvoltage Protection (OVP), and Thermal Shutdown.

Dynamic Voltage Control (DVC) enables real-time voltage adjustment to match application requirements.

All output voltages as well as power-up and power-down sequencing can be preconfigured via the MTP interface and controlled through the I2C bus. The P1 requires only a minimal number of external components and is available in a compact QFN-60 (7 mm × 7 mm) package.

1.2. Key Features

- Input Supply Voltage (VIN): 2.7 V to 5.5 V
- 6 High-Efficiency Buck Converters
 - ✧ Buck1 / Buck2: 0.5 V to 3.4 V, up to 4 A, supports dual-phase operation
 - ✧ Buck3 / Buck4: 0.5 V to 3.4 V, up to 3 A, supports dual-phase operation
 - ✧ Buck5 / Buck6: 0.5 V to 3.4 V, up to 2.5 A
 - ✧ Selectable output voltage ranges for all buck converters:
 - ✧ 0.5 V to 1.35 V, 5 mV steps
 - ✧ 1.375 V to 3.4 V, 25 mV steps
 - ✧ Adjustable current limit thresholds to optimize for different load requirements
 - ✧ Dedicated pins for selecting VDDQ voltages for different DDR memory devices
- 12 Programmable LDO Regulators
 - ✧ 1 dedicated always-on LDO
 - ✧ 11 low-noise LDOs
 - ✧ Output voltage: 0.5 V to 3.4 V, 25 mV steps
 - ✧ Output current: 0.3 A to 0.5 A
- 1 Load Switch with up to 1 A output current
- I2C Communication Interface

- User-Programmable MTP (Multi-Time Programmable Memory)
- System Monitor with Watchdog Timer
- Coin-Cell Battery Support
- Ultra-Low-Power RTC
 - ✧ 2 μ A typical current consumption
 - ✧ Alarm function supported
- 12-bit ADC
 - ✧ 8 channels
 - ✧ Configurable alarm thresholds
- Output Voltage Levels and Power-Up / Power-Down Sequences
 - ✧ Preconfigured via MTP
- 6 GPIO Pins for peripheral control
- Junction Temperature Range: -40°C to $+125^{\circ}\text{C}$
- Package
 - ✧ QFN-60
 - ✧ 7 mm \times 7 mm
 - ✧ 0.4 mm pitch

1.3.Applications

- Ultrabooks
- Tablets
- E-books
- Virtual Reality (VR) / Augmented Reality (AR) devices
- Industrial equipment
- Navigation devices
- Drones

2. Block Diagram




Figure 2-1 Block Diagram

3. Pin Configuration Diagram




Figure 3-1 P1 Pin Configuration

Table 3-1 Pin Type Definitions

Pin Type	Description	Pin Type	Description
DI	Digital Input	AI	Analog Input
DO	Digital Output	AO	Analog Output
DIO	Digital Input / Output	AIO	Analog Input / Output
PWR	Power Supply	GND	Ground

Table 3-2 Pin Descriptions

Pin No.	Pin Name	Type	Description	Multiplexed Function
1	ALDO3	AO	ALDO3 voltage output	—
2	ALDOIN	PWR	Power input for ALDO1–4	—
3	ALDO1	AO	ALDO1 voltage output	—
4	ALDO2	AO	ALDO2 voltage output	—
5	FB3GND	GND	Buck3 output voltage ground feedback	—
6	FB3	AI	Buck3 output voltage feedback	—
7	SW3	AIO	Buck3 switching node	—
8	VIN3	PWR	Buck3 power input	—
9	VIN4	PWR	Buck4 power input	—
10	SW4	AIO	Buck4 switching node	—
11	FB4	AI	Buck4 output voltage feedback	—
12	SWIN	AI	Load switch input	—
13	SWOUT	AO	Load switch output	—
14	DLDO2	AO	DLDO2 voltage output	—
15	DLDO1	AO	DLDO1 voltage output	—
16	DLDO3	AO	DLDO3 voltage output	—
17	DLDOIN1	PWR	Power input for DLDO1–4	—
18	DLDO4	AO	DLDO4 voltage output	—
19	VSET6	AI	Buck6 default output voltage setting	—
20	FB6	AI	Buck6 output voltage feedback	—
21	SW6	AI	Buck6 switching node	—
22	VIN6	PWR	Buck6 power input	—
23	VIN5	PWR	Buck5 power input	—
24	SW5	AIO	Buck5 switching node	—
25	FB5	AI	Buck5 output voltage feedback	—
26	VSET5	AI	Buck5 default output voltage setting	—
27	DLDO5	AO	DLDO5 voltage output	—
28	DLDO6	AO	DLDO6 voltage output	—
29	DLDOIN2	PWR	Power input for DLDO5–7	—
30	DLDO7	AO	DLDO7 voltage output	—
31	TEST2	DIO	Test pin	—
32	TEST1	DIO	Test pin	—

Pin No.	Pin Name	Type	Description	Multiplexed Function
33	AGND	GND	Analog ground	—
34	FB2	AI	Buck2 output voltage feedback	—
35	SW2	AIO	Buck2 switching node	—
36	VIN2	PWR	Buck2 power input	—
37	VIN1	PWR	Buck1 power input	—
38	SW1	AIO	Buck1 switching node	—
39	FB1	AI	Buck1 output voltage feedback	—
40	FB1GND	GND	Buck1 output voltage ground feedback	—
41	VSYS	PWR	Internal circuit power input	—
42	GPIO5	DIO / AI	Multifunction GPIO	EXT_EN / SLEEP_WKUP / PWRCTRL / nRESET / ADC input
43	GPIO4	DIO / AI	Multifunction GPIO	EXT_EN / SLEEP_WKUP / PWRCTRL / nRESET / ADC input
44	SDA	DIO	I2C data line	—
45	SCL	DI	I2C clock line	—
46	VCELL	AI	Coin-cell battery voltage input	—
47	XTALOUT	AI	External crystal output	—
48	XTALIN	AI	External crystal input	—
49	GPIO3	DIO / AI	Multifunction GPIO	EXT_EN / SLEEP_WKUP / PWRCTRL / nRESET / ADC input
50	32KOUT	DO	Clock output	—
51	GPIO2	DIO / AI	Multifunction GPIO	EXT_EN / SLEEP_WKUP / PWRCTRL / nRESET / ADC input
52	GPIO1	DIO / AI	Multifunction GPIO	EXT_EN / SLEEP_WKUP / PWRCTRL / nRESET / ADC input
53	GPIO0	DIO / AI	Multifunction GPIO	EXT_EN / SLEEP_WKUP / PWRCTRL / nRESET / ADC input
54	INT	DIO	Interrupt output	—
55	PWRKY	AI	Power-on / Power-off / Reset key input	—
56	PGOOD	DIO	Power-good indicator / Reset source	—
57	AGND	GND	Analog ground	—
58	VREF	AO	Internal reference voltage	—
59	AONLDO	AO	AON LDO voltage output	—
60	ALDO4	AO	ALDO4 voltage output	—

4. Absolute Maximum Ratings

Table 4-1 Absolute Maximum Ratings

Parameter	Description	Conditions	Min	Typ	Max	Unit
T(STG)	Storage temperature	—	-40	—	150	°C
T(J)	Junction temperature	—	-40	—	125	°C
V(SYS)	System supply voltage	—	-0.3	—	7.0	V
V(CELL)	Coin-cell battery supply voltage	—	-0.3	—	7.0	V
V(ESD_HBM)	ESD protection (HBM)	—	2	—	—	kV
V(ESD_CDM)	ESD protection (CDM)	—	500	—	—	V

5. Electrical Characteristics

5.1. Recommended Operating Conditions

Table 5-1 Recommended Operating Condition

Parameter	Description	Conditions	Min	Typ	Max	Unit
T(J)	Junction temperature	—	-40	—	125	°C
V(SYS)	System supply voltage	—	2.7	—	5.5	V
P(DIS)	Maximum chip power dissipation	—	—	—	2	W
R(JA)	Junction-to-ambient thermal resistance	—	—	38	—	°C/W
R(JC)	Junction-to-case thermal resistance	—	—	12	—	°C/W
R(JB)	Junction-to-board thermal resistance	—	—	9	—	°C/W

5.2. Power Consumption in Different Modes

Table 5-2 Power Consumption in Different Modes

Description	Conditions	Min	Typ	Max	Unit
RESET mode	—	—	—	—	μA
RTC mode	V(IN)=5 V, T(A)=25 °C	—	2	—	μA
Shutdown mode	V(IN)=5 V, T(A)=25 °C	—	40	—	μA
Active mode	—	—	—	—	μA
Sleep mode	—	—	—	—	μA

5.3. Digital I/O Electrical Characteristics

Table 5-3 Digital I/O Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
V(IH)	Input high voltage	2.7–5.5 V, -40 to 105 °C	—	—	0.3 × AONLDO	V
V(IL)	Input low voltage	2.7–5.5 V, -40 to 105 °C	0.7 × AONLDO	—	—	V
V(OH)	Output high voltage	5 V, 25 °C AONLDO = 1.8 V, I(LOAD) = 1 mA	—	AONLDO - 0.1	—	V
V(OL)	Output low voltage	5 V, 25 °C AONLDO = 1.8 V, I(LOAD) = 1 mA	—	0.1	—	V

Parameter	Description	Conditions	Min	Typ	Max	Unit
I(DRIVE)	Source drive current	5 V, 25 °C AONLDO = 1.8 V, PAD = 1.3 V	–	10	–	mA
I(SINK)	Sink drive current	5 V, 25 °C AONLDO = 1.8 V, PAD = 0.5 V	–	25	–	mA
R(PU)	Weak pull-up resistor	–	–	20 k	–	Ω
R(PD)	Weak pull-down resistor	–	–	20 k	–	Ω

5.4. Watchdog Timer

Table 5-4 Watchdog Timer Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
T(WD_MIN)	Minimum watchdog timeout	–	–	1	–	s
T(WD_MAX)	Maximum watchdog timeout	–	–	16	–	s

5.5. LDO Characteristics

5.5.1. AONLDO

Table 5-5 AONLDO Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
V(DD)	Input voltage range	V(IN) = V(SYS)	2.7	–	5.5	V
V(LDO)	Output voltage range	–	0.5	–	3.4	V
V(LDO_ACC)	Output voltage accuracy (V(OUT) > 1.2 V)	–	–	–	±1	%
V(LDO_ACC)	Output voltage accuracy (V(OUT) < 1.2 V)	–	–	–	±12	mV
I(OUT_MAX)	Output current	–	–	–	0.2	A
I(OCP)	Overcurrent protection	–	–	0.3	–	A
I(SHORT)	Short-circuit current	–	–	0.15	–	A

Parameter	Description	Conditions	Min	Typ	Max	Unit
V(DROPOUT)	Dropout voltage	$V(OUT) = 1.8\text{ V}$, $I(OUT) = I(OUT_MAX)$	–	0.3	–	V
V(S_LINE)	Line regulation	$V(IN) = 3\text{ to }5\text{ V}$	–	10	–	mV
V(S_LOAD)	Load regulation	$I(LOAD) = 10\text{ to }100\text{ mA}$	–	15	–	mV
PSRR	Power supply rejection ratio	$I(OUT) = I(MAX)/2$, $V(IN) - V(OUT) > 1\text{ V}$	–	60	–	dB
Noise	Output noise ($V(OUT) = 1.8\text{ V}$)	$V(OUT) = 1.8\text{ V}$, $I(OUT) = 5\text{ mA to }I(MAX)$	–	35	–	$\mu\text{V(RMS)}$
Noise	Output noise ($V(OUT) = 2.5\text{ V}$)	$V(OUT) = 2.5\text{ V}$, $I(OUT) = 5\text{ mA to }I(MAX)$	–	35	–	$\mu\text{V(RMS)}$
I(Q_ON)	Quiescent current (ON mode)	–	–	15	–	μA
R(OFF)	Pull-down resistance (OFF mode)	–	–	160	–	Ω
OV	Overvoltage threshold	$V(OUT)/V(OUT_TARGET) - 1$	–	20	–	%
UV	Undervoltage threshold	$1 - V(OUT)/V(OUT_TARGET)$	–	15	–	%

5.5.2. ALDO1 ~ ALDO4

Table 5-6 ALDO1 ~ ALDO4 Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
V(DD)	Input voltage range	$V(IN) = V(SYS)$	2.7	–	5.5	V
V(LDO)	Output voltage range	–	0.5	–	3.4	V
V(LDO_ACC)	Output voltage accuracy ($V(OUT) > 1.2\text{ V}$)	$V(OUT) > 1.2\text{ V}$	–	–	± 1	%
V(LDO_ACC)	Output voltage accuracy ($V(OUT) < 1.2\text{ V}$)	$V(OUT) < 1.2\text{ V}$	–	–	± 12	mV
I(OUT_MAX)	Output current	–	–	–	0.3	A
I(OCP)	Overcurrent protection	–	–	0.5	–	A
I(SHORT)	Short-circuit current	–	–	0.25	–	A
V(DROPOUT)	Dropout voltage	$V(IN) = 2.0\text{ V}$, $I(OUT) = I(OUT_MAX)$	–	0.3	–	V
V(S_LINE)	Line regulation	$V(IN) = 3\text{ to }5\text{ V}$	–	10	–	mV
V(S_LOAD)	Load regulation	$I(LOAD) = 10\text{ to }100\text{ mA}$	–	15	–	mV

Parameter	Description	Conditions	Min	Typ	Max	Unit
PSRR	Power supply rejection ratio	$I(OUT) = I(MAX)/2$, $V(IN) - V(OUT) > 1\text{ V}$	–	70	–	dB
Noise	Output noise ($V(OUT) = 1.8\text{ V}$)	$V(OUT) = 1.8\text{ V}$, $I(OUT) = 5\text{ mA}$ to $I(MAX)$	–	30	–	$\mu\text{V(RMS)}$
Noise	Output noise ($V(OUT) = 2.5\text{ V}$)	$V(OUT) = 2.5\text{ V}$, $I(OUT) = 5\text{ mA}$ to $I(MAX)$	–	30	–	$\mu\text{V(RMS)}$
$I(Q_ON)$	Quiescent current (ON mode)	–	–	15	–	μA
$R(OFF)$	Pull-down resistance (OFF mode)	–	–	160	–	Ω
OV	Overvoltage threshold	$V(OUT)/V(OUT_TARGET) - 1$	–	20	–	%
UV	Undervoltage threshold	$1 - V(OUT)/V(OUT_TARGET)$	–	15	–	%

5.5.3. DLDO1/2/3/5/6

Table 5-7 DLDO1/2/3/5/6 Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
$V(DD)$	Input voltage range ($V(IN) = V(SYS)$)	$V(IN) = V(SYS)$	2.7	–	5.5	V
$V(DD)$	Input voltage range (buck-supplied)	Buck output used as $V(IN)$	2.1	–	–	V
$V(LDO)$	Output voltage range	–	0.5	–	3.4	V
$V(LDO_ACC)$	Output voltage accuracy ($V(OUT) > 1.2\text{ V}$)	$V(OUT) > 1.2\text{ V}$	–	–	± 1	%
$V(LDO_ACC)$	Output voltage accuracy ($V(OUT) < 1.2\text{ V}$)	$V(OUT) < 1.2\text{ V}$	–	–	± 12	%
$I(OUT_MAX)$	Output current	–	–	–	0.3	A
$I(OCP)$	Overcurrent protection	–	–	0.5	–	A
$I(SHORT)$	Short-circuit current	–	–	0.25	–	A
$V(DROPOUT)$	Dropout voltage	$V(IN) = 2.1\text{ V}$, $I(OUT) = I(OUT_MAX)$	–	0.3	–	V
$V(S_LINE)$	Line regulation	$V(IN) = 3\text{ to }5\text{ V}$	–	10	–	mV
$V(S_LOAD)$	Load regulation	$I(LOAD) = 10\text{ to }100\text{ mA}$	–	15	–	mV
PSRR	Power supply rejection ratio	$I(OUT) = I(MAX)/2$, $V(IN) -$	–	60	–	dB

Parameter	Description	Conditions	Min	Typ	Max	Unit
		$V(OUT) > 1\text{ V}$				
Noise	Output noise ($V(OUT) = 1.8\text{ V}$)	$V(OUT) = 1.8\text{ V}$, $I(OUT) = 5\text{ mA}$ to $I(MAX)$	–	35	–	$\mu\text{V(RMS)}$
Noise	Output noise ($V(OUT) = 2.5\text{ V}$)	$V(OUT) = 2.5\text{ V}$, $I(OUT) = 5\text{ mA}$ to $I(MAX)$	–	35	–	$\mu\text{V(RMS)}$
$I(Q_ON)$	Quiescent current (ON mode)	–	–	15	–	μA
$R(OFF)$	Pull-down resistance (OFF mode)	–	–	160	–	Ω
OV	Overvoltage threshold	$V(OUT)/V(OUT_TARGET) - 1$	–	20	–	%
UV	Undervoltage threshold	$1 - V(OUT)/V(OUT_TARGET)$	–	15	–	%

5.5.4. DLDO4 / DLDO7

Table 5-8 DLDO4 / DLDO7 Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
$V(DD)$	Input voltage range ($V(IN) = V(SYS)$)	$V(IN) = V(SYS)$	2.7	–	5.5	V
$V(DD)$	Input Voltage Range (from Buck input voltage $V(IN)$)	Buck output used as $V(IN)$	2.1	–	–	V
$V(LDO)$	Output voltage range	–	0.5	–	3.4	V
$V(LDO_ACC)$	Output voltage accuracy ($V(OUT) > 1.2\text{ V}$)	$V(OUT) > 1.2\text{ V}$	–	–	± 1	%
$V(LDO_ACC)$	Output voltage accuracy ($V(OUT) < 1.2\text{ V}$)	$V(OUT) < 1.2\text{ V}$	–	–	± 12	%
$I(OUT_MAX)$	Output current	–	–	–	0.5	A
$I(OCP)$	Overcurrent protection	–	–	0.8	–	A
$I(SHORT)$	Short-circuit current	–	–	0.4	–	A
$V(DROPOUT)$	Dropout voltage	$V(IN) = 2.1\text{ V}$, $I(OUT) = I(OUT_MAX)$	–	0.4	–	V
$V(S_LINE)$	Line regulation	$V(IN) = 3\text{ to }5\text{ V}$	–	10	–	mV
$V(S_LOAD)$	Load regulation	$I(LOAD) = 10\text{ to }100\text{ mA}$	–	15	–	mV
PSRR	Power supply	$I(OUT) = I(MAX)/2$, $V(IN) -$	–	60	–	dB

Parameter	Description	Conditions	Min	Typ	Max	Unit
	rejection ratio	$V(OUT) > 1\text{ V}$				
Noise	Output noise ($V(OUT) = 1.8\text{ V}$)	$V(OUT) = 1.8\text{ V}$, $I(OUT) = 5\text{ mA}$ to $I(MAX)$	–	35	–	$\mu\text{V(RMS)}$
Noise	Output noise ($V(OUT) = 2.5\text{ V}$)	$V(OUT) = 2.5\text{ V}$, $I(OUT) = 5\text{ mA}$ to $I(MAX)$	–	35	–	$\mu\text{V(RMS)}$
$I(Q_ON)$	Quiescent current (ON mode)	–	–	15	–	μA
$R(OFF)$	Pull-down resistance (OFF mode)	–	–	160	–	Ω
OV	Overvoltage threshold	$V(OUT)/V(OUT_TARGET) - 1$	–	20	–	%
UV	Undervoltage threshold	$1 - V(OUT)/V(OUT_TARGET)$	–	15	–	%

5.6. BUCK 1 ~ 6

Table 5-9 BUCK1 ~ BUCK6 Electrical Characteristics - General Buck Parameters

Parameter	Description	Conditions	Min	Typ	Max	Unit
$V(IN_MIN)$	Minimum input voltage	–	–	2.7	–	V
$V(IN_MAX)$	Maximum input voltage	–	–	5.5	–	V
$V(OUT_MIN)$	Minimum output voltage	–	–	0.5	–	V
$V(OUT_MAX)$	Maximum output voltage	–	–	3.4	–	V
$V(OUT_STEPS)$	Output voltage step size	$V(OUT) = 0.5 \sim 1.35\text{ V}$	–	5	–	mV
$V(OUT_STEPS)$	Output voltage step size	$V(OUT) = 1.35 \sim 3.4\text{ V}$	–	25	–	mV
$V(SLEW)$	DVS slew rate options	–	–	5 / 10 / 25 / 50	–	$\text{mV}/\mu\text{s}$
$T(SFST)$	Soft-start time	–	–	1	–	ms
$T(SFST_SET)$	Soft-start time setting options	–	–	0.78 / 0.9 / 1.12	–	ms
$R(DIDCHG)$	Discharge resistor	–	–	45	–	Ω
$f(SW)$	Switching frequency	CCM	–	1.5	–	MHz

Parameter	Description	Conditions	Min	Typ	Max	Unit
OV	Over-voltage threshold	$V(\text{OUT})/V(\text{OUT_TARGET}) - 1$	–	20	–	%
UV	Under-voltage threshold	$1 - V(\text{OUT})/V(\text{OUT_TARGET})$	–	15	–	%
V(BUCK_ACC)	Output voltage accuracy	Excluding line/load regulation, $V(\text{OUT}) > 1 \text{ V}$	–	–	± 1	%
V(BUCK_ACC)	Output voltage accuracy	Excluding line/load regulation, $V(\text{OUT}) < 1 \text{ V}$	–	–	± 10	mV
V(S_LOAD)	Static load regulation	$I(\text{OUT}) = 0.1 \sim 2 \text{ A}$, $V(\text{OUT}) = 1 \text{ V}$	–	–	± 1	%
V(S_LINE)	Static line regulation	$V(\text{IN}) = 3 \sim 5 \text{ V}$, $V(\text{OUT}) = 1 \text{ V}$	–	–	± 1	%
V(TR_LD)	Load transient response; $C(\text{OUT})=44\mu\text{F}$, $I(\text{OUT})=0.02 \sim 2.7\text{A}$	(undershoot, $V(\text{OUT}) < 1.2 \text{ V}$)	–	30	60	mV
	Undershoot	(undershoot, $V(\text{OUT}) < 1.2 \text{ V}$) V	–	3	5	%
	Overshoot	(overshoot, $V(\text{OUT}) < 1.6 \text{ V}$)	–	72	80	mV
	Overshoot	(overshoot, $V(\text{OUT}) < 1.6 \text{ V}$)	–	–	5	%
V(RIPPLE)	Output ripple; $I(\text{OUT}) = 0.1 \text{ A}$, $V(\text{OUT}) = 1.1 \text{ V}$	–	–	13	25	mV
V(RIPPLE)	Output ripple; $I(\text{OUT}) = 0.1 \text{ A}$, $V(\text{OUT}) = 1.1 \text{ V}$	–	–	7	20	mV

Table 5-10 BUCK1 ~ BUCK6 Electrical Characteristics - Buck 1 ~ 2 (Single Buck)

Parameter	Description	Conditions	Min	Typ	Max	Unit
I(OUT_MAX)	Output current	OCP large = 1	–	4.0	–	A
Efficiency	Efficiency	$V(\text{IN}) = 4 \text{ V}$, $V(\text{OUT}) = 0.9 \text{ V}$, $I(\text{OUT}) = 0.5 \text{ A}$	–	86.3	–	%
Efficiency	Efficiency	$V(\text{IN}) = 4 \text{ V}$, $V(\text{OUT}) = 0.9 \text{ V}$, $I(\text{OUT}) = 2.5 \text{ A}$	–	78.2	–	%
D(ACC)	Dual-phase current accuracy	$I(\text{OUT}) = 6 \text{ A}$	–	10.0	20.0	%

Parameter	Description	Conditions	Min	Typ	Max	Unit
R(PU)	Pull-up resistance	V(IN) = 4 V	–	80	–	mΩ
R(PD)	Pull-down resistance	V(IN) = 4 V	–	40	–	mΩ

Table 5-11 BUCK1 ~ BUCK6 Electrical Characteristics - Buck 3 ~ 4

Parameter	Description	Conditions	Min	Typ	Max	Unit
I(OUT_MAX)	Output current	–	2.5	3.5	–	A
I(VALLEY_LIMIT)	Valley current limit	–	3.0	–	–	A
Efficiency	Efficiency	V(IN) = 4 V, V(OUT) = 1.8 V, I(OUT) = 0.5 A	–	90.6	–	%
Efficiency	Efficiency	V(IN) = 4 V, V(OUT) = 1.8 V, I(OUT) = 2.5 A	–	83.4	–	%
D(ACC)	Dual-phase current accuracy	I(OUT) = 5 A	–	–	20.0	%
R(PU)	Pull-up resistance	V(IN) = 4 V	–	100	–	mΩ
R(PD)	Pull-down resistance	V(IN) = 4 V	–	50	–	mΩ

Table 5-12 BUCK1 ~ BUCK6 Electrical Characteristics - Buck 5 ~ 6

Parameter	Description	Conditions	Min	Typ	Max	Unit
I(OUT_MAX)	Output current	–	2.5	–	–	A
I(VALLEY_LIMIT)	Valley current limit	–	3.0	–	–	A
Efficiency	Efficiency	V(IN) = 4 V, V(OUT) = 1.1 V, I(OUT) = 0.5 A	–	87.7	–	%
Efficiency	Efficiency	V(IN) = 4 V, V(OUT) = 1.1 V, I(OUT) = 2.5 A	–	79.9	–	%
Efficiency	Efficiency	V(IN) = 4 V, V(OUT) = 2.1 V, I(OUT) = 0.5 A	–	91.6	–	%
Efficiency	Efficiency	V(IN) = 4 V, V(OUT) = 2.1 V, I(OUT) = 2.5 A	–	86.8	–	%
R(PU)	Pull-up resistance	V(IN) = 4 V	–	100	–	mΩ
R(PD)	Pull-down resistance	V(IN) = 4 V	–	50	–	mΩ

5.7. Load Switch

Table 5-13 Load Switch Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
SW(IN_MIN)	Minimum input voltage	V(SYS) = 4 V	–	2.7	–	V
SW(IN_MAX)	Maximum input voltage	V(SYS) = 4 V	–	5.5	–	V
R(ON)	On-resistance	SWIN = 5 V	–	140	–	mΩ
I(SC)	Short-circuit current	–	–	0.5	–	A
I(MAX)	Maximum output current	–	–	1.6	–	A

5.8. ADC

Table 5-14 ADC Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
Resolution	Resolution	–	–	12	–	Bits
V(DD)	Supply voltage	–	2.7	–	5.5	V
DNL	Differential nonlinearity	2.7 ~ 5.5 V, -40 ~ 105 °C	-3	–	3	LSB
INL	Integral nonlinearity	2.7 ~ 5.5 V, -40 ~ 105 °C	-4	–	4	LSB
Offset error	Offset error	2.7 ~ 5.5 V, -40 ~ 105 °C	-4	–	4	LSB
Gain error	Gain error	2.7 ~ 5.5 V, -40 ~ 105 °C	-4	–	4	LSB
Sample rate	Sampling rate	25 °C	0.1	–	25	kSPS
I(WORK)	Operating current	5 V, 25 °C	–	190	–	μA

Table 5-15 ADC Internal Reference Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
V(REF_2V)	2 V reference voltage	2.7 ~ 5.5 V, 25 °C	1.995	2.0	2.005	V
V(REF_3V)	3 V reference voltage	3.5 ~ 5.5 V, 25 °C	2.995	3.0	3.005	V
I(WORK)	Operating current	5.0 V, -40 ~ 105 °C	–	400	–	μA

5.9. Internal Clocks

Table 5-16 Internal LSI Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
F(ACC)	Frequency accuracy	5 V, 25 °C	30	32	34	kHz
VⓈ	Voltage coefficient	2.0 ~ 5.5 V, 25 °C	-5	–	2	%
TⓈ	Temperature coefficient	5 V, -40 ~ 105 °C	0	–	5	%
I(WORK)	Operating current	2.0 ~ 5.5 V, -40 ~ 105 °C	0.4	0.9	1.5	μA

Table 5-17 Internal HSI Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
F(ACC)	Frequency accuracy	5 V, 25 °C	1.98	2.00	2.02	MHz
V _©	Voltage coefficient	2.0 ~ 5.5 V, 25 °C	-0.2	–	0.2	%
T _©	Temperature coefficient	5 V, -40 ~ 105 °C	-2	–	2	%
I(WORK)	Operating current	2.0 ~ 5.5 V, -40 ~ 105 °C	45	80	120	μA

5.10. 32 kHz Crystal Oscillator

Table 5-18 32 kHz Crystal Oscillator Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
C(LOAD)	External load capacitance	2.7 ~ 5.5 V, -40 ~ 105 °C	7	22.5	30	pF
I(WORK)	Operating current	5 V, 25 °C, C(LOAD) = 12.5 pF	–	1	–	μA
T(SETUP)	Startup time	5 V, 25 °C	–	0.6	–	s

5.11. POR / PDR

Table 5-19 Power-On Reset (POR) and Power-Down Reset (PDR) Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
POR	Power-on reset voltage	-40 ~ 105 °C	1.75	2.0	2.25	V
PDR	Power-down reset voltage	-40 ~ 105 °C	1.75	2.0	2.25	V
T(FILTER)	POR glitch filter duration	25 °C, 3 V ~ 1.5 V	–	2.0	–	μs
I(WORK)	Operating current	2.0 ~ 5.5 V, -40 ~ 105 °C	0.1	0.3	1.0	μA

5.12. RTC Module POR / PDR

Table 5-20 POR / PDR Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
POR	Power-on reset voltage	-40 ~ 105 °C	1.55	1.7	1.85	V
PDR	Power-down reset voltage	-40 ~ 105 °C	1.55	1.7	1.85	V
I(WORK)	Operating current	2.0 ~ 5.5 V, -40 ~ 105 °C	0.1	0.3	1.0	μA

6. Functional Description

P1 is a low-voltage, multi-channel Power Management IC (PMIC). It integrates six fast transient-response BUCK converters and twelve low-noise LDO regulators. An internal MTP (Multi-Time Programmable) memory is provided, allowing flexible configuration of default output voltages and power-up/power-down sequencing for each rail. This enables the PMIC to meet the power sequencing requirements of different SoC platforms and application scenarios.

6.1. Power Management Pins

Table 6-1 Power Management Pins

Pin	Power Domain	Description
PWRKY	VSYS	Power key control pin. Also functions as a PMIC reset button. Supports shutdown, short-press, long-press, rising-edge, and falling-edge interrupt functions.
INT	Open-Drain	Interrupt output pin. Supports pull-down on INT to power on the PMIC.
PGOOD	Open-Drain	- Input: Detects release of the PGOOD pin and can be used as a reset source. - Output: Pulled low during PMIC shutdown or reset to reset the SoC.
PWRCTRL	AONLDO	GPIO-multiplexed input used to control power-on/power-off, sleep, and wake-up sequences.
SLEEP/WKUP	AONLDO	GPIO-multiplexed input used to control sleep or wake-up operations.
nRESET	AONLDO	GPIO-multiplexed input used as a reset source (power-off followed by restart).
EXT_EN	AONLDO	GPIO-multiplexed output used for coordination with external PMICs or power devices.
VSET5	VSYS	Voltage selection control pin for BUCK5 output levels.
VSET6	VSYS	Voltage selection control pin for BUCK6 output levels.
OUT_32K	AONLDO	Output pin for the internal low-speed clock or external crystal clock.

6.1.1. PWRKY Pin

The PWRKY pin is internally pulled up to VSYS and provides multiple functions:

- Acts as power-on, power-off, and reset source
- Generates multiple interrupt events including shutdown, short press, long press, rising edge, and falling edge interrupts

1. PWRKY Behavior in Shutdown Mode

✧ Power-on Function

- ✧ Pulling the PWRKY pin low for a specified time triggers the power-on sequence.
- ✧ Duration is configurable to 0.5s / 1s / 2s / 3s ([Table 7-91](#) PWR_KEY_TIME[1:0]).

✧ Long-Press Shutdown Function

- ❖ If long-press shutdown is enabled ([Table 7-126](#) SYS_CFG1[0]=1), PWRKY must be held low until exiting shutdown mode.
- ❖ After exiting shutdown mode, if PWRKY remains low longer than 4s / 6s / 8s / 10s (configured via [Table 7-91](#) PWR_KEY_TIME[3:2]), a shutdown is triggered.

2. PWRKY Behavior in Non-Shutdown Mode

- ✧ Power-off Function
 - ❖ PWRKY can act as a shutdown source ([Table 7-88](#) PWR_CTRL2[6]=0).
 - ❖ Pulling low for a configured duration triggers shutdown. Time configurable to 4s / 6s / 8s / 10s ([Table 7-91](#) PWR_KEY_TIME[3:2]).
- ✧ Long-Press Reset Function
 - ❖ When configured as a long-press reset source ([Table 7-88](#) PWR_CTRL2[6]=1), holding PWRKY low for 12s triggers a PMIC cold reset.
 - ❖ Cold reset clears all logic and module configurations (including RTC), equivalent to a power-on reset.
- ✧ Long-Press Reset Combined with Shutdown
 - ❖ If long-press reset is enabled ([Table 7-126](#) SYS_CFG1[1]=1), PWRKY held low in shutdown mode continues until exit.
 - ❖ After exiting shutdown, if still low for over 12s, a cold reset is triggered.

3. Interrupt Events in Power-On or Sleep Mode

- ✧ Falling Edge Event
 - ❖ Pulling PWRKY low generates a falling edge event.
 - ❖ If enabled ([Table 7-120](#) IRQ_PWRKY_EN[4]), triggers a falling edge interrupt.
- ✧ Rising Edge Event
 - ❖ Releasing PWRKY after a low pulse generates a rising edge event.
 - ❖ If enabled ([Table 7-120](#) IRQ_PWRKY_EN[0]), triggers a rising edge interrupt.
- ✧ Short Press Event
 - ❖ Pulling low then releasing within the short-press time generates a short press event.
 - ❖ If enabled ([Table 7-120](#) IRQ_PWRKY_EN[2]), triggers a short-press interrupt.
 - ❖ Duration configurable to 0.5s / 1s / 1.5s / 2s ([Table 7-91](#) PWR_KEY_TIME[5:4]).
- ✧ Long Press Event
 - ❖ Pulling low then releasing with duration between short-press and shutdown triggers a long press event.
 - ❖ If enabled ([Table 7-120](#) IRQ_PWRKY_EN[3]), triggers a long-press interrupt.




Figure 6-1 Power-On Mode Events




Figure 6-2 Shutdown Mode Events

6.1.2. INT Pin

The INT pin is an open-drain output with an internal Schmitt-trigger input operating at AONLDO voltage.

- Shutdown Mode
 - ✧ When configured as a power-on source (Table 7-86 PWR_CTRL0[2]=1), pulling the INT pin low for 16 ms triggers the power-on sequence.
- Power-On Mode
 - ✧ During normal operation, when an internal event occurs and the corresponding interrupt is enabled (e.g., key press event), the INT pin is pulled low to output the interrupt signal.

6.1.3. PGOOD Pin

The PGOOD pin is an open-drain output with an internal Schmitt-trigger input operating at AONLDO voltage.

- Shutdown Process or Shutdown Mode

- ✧ During shutdown or shutdown mode, the PMIC pulls the PGOOD pin low to reset external modules.
- ✧ In shutdown mode, PGOOD remains low at all times.
- End of Power-On Sequence
 - ✧ Once the power-on sequence completes, the PMIC immediately releases the PGOOD pin.
 - ✧ If [Table 7-87](#) PWR_CTRL1[3]=0, the chip enters power-on mode directly.
 - ✧ If [Table 7-87](#) PWR_CTRL1[3]=1, the chip waits until PGOOD goes high before entering power-on mode.
 - ✧ If this wait times out, the chip immediately enters shutdown, and all powered rails are turned off.
- Power-On Mode
 - ✧ In normal operation, if PGOOD is pulled low for more than 200 μ s and PGOOD pull-down reset is enabled (PG_RST_EN), a reset sequence is triggered (shutdown followed by power-on).
- Sleep Mode and Sleep Sequence
 - ✧ The PGOOD state during sleep can be configured via [Table 7-87](#) PWR_CTRL1[5]. By default, PGOOD remains high.
- End of Wake-Up Sequence
 - ✧ After wake-up, the PMIC immediately releases PGOOD and enters power-on mode.

6.1.4. PWRCTRL Pin

The PWRCTRL pin features a GPIO-multiplexed input function with an internal Schmitt-trigger operating at AONLDO voltage.

The PWRCTRL pin is primarily used to control power-on, power-off, sleep, and wake-up sequences:

- Power-On Event
 - ✧ In shutdown mode, the power-on sequence is triggered by the PWRCTRL pin when the following conditions are met:
 - ❖ All BUCKs and LDOs, except AONLDO, are bound to the PWRCTRL pin.
 - ❖ Full binding power-on functionality is enabled ([Table 7-86](#) PWR_CTRL0[4]=1).
- Power-Off Event
 - ✧ In non-shutdown mode, the power-off sequence is triggered when the PWRCTRL pin is inactive, if the following conditions are met:
 - ❖ All BUCKs and LDOs are bound to the PWRCTRL pin.
 - ❖ Full binding power-off functionality is enabled ([Table 7-86](#) PWR_CTRL0[5]=1).
- Power-On and Wake-Up Sequences
 - ✧ When a BUCK or LDO is bound to the PWRCTRL pin:
 - ❖ If the PWRCTRL pin is active, the power-on or wake-up sequence proceeds to enable the corresponding BUCK or LDO.
 - ❖ If the PWRCTRL pin is inactive, the sequence pauses until the pin becomes active.

- Sleep Sequence
 - ✧ When a BUCK or LDO is bound to PWRCTRL:
 - ❖ If reverse sleep is configured ([Table 7-87](#) PWR_CTRL1[1]=1) and wait-for-PWRCTRL is enabled ([Table 7-88](#) PWR_CTRL2[4]=1), the sleep operation waits until PWRCTRL is inactive.
 - ❖ If the wait time exceeds [Table 7-88](#) PWR_CTRL2[5], the BUCK or LDO is forced into sleep, and the sequence continues into sleep mode.
- Power-Off Sequence
 - ✧ When a BUCK or LDO is bound to PWRCTRL:
 - ❖ If reverse power-off is configured ([Table 7-87](#) PWR_CTRL1[0]=0) and wait-for-PWRCTRL is enabled ([Table 7-88](#) PWR_CTRL2[4]=1), the shutdown waits for the PWRCTRL pin to become inactive.
 - ❖ If the wait time exceeds [Table 7-88](#) PWR_CTRL2[5], the BUCK or LDO is forced off, and the shutdown sequence continues.
- Power-On Mode
 - ✧ If a BUCK or LDO is bound to PWRCTRL:
 - ❖ When PWRCTRL is inactive, the associated BUCK or LDO is turned off.
 - ❖ When PWRCTRL is active and the BUCK or LDO enable bit is set, the corresponding BUCK or LDO is turned on.

The active polarity of the PWRCTRL pin can be configured via the GPIOx_ODR register.

6.1.5. SLEEP/WKUP Pin

The SLEEP/WKUP pin features a GPIO-multiplexed input function with an internal Schmitt-trigger operating in the AONLDO voltage domain.

This pin is used to control entering and exiting sleep mode with the following behavior:

1. Power-On Mode: When the SLEEP/WKUP pin is active, the sleep sequence is executed, and the device enters sleep mode.
2. Sleep Mode: When the SLEEP/WKUP pin is inactive, the wake-up sequence is executed, and the device returns to power-on mode.

The active polarity of the SLEEP/WKUP pin can be configured via the GPIO_ODR register ([Table 7-5](#) GPIO_ODR).

6.1.6. nRESET Pin

The nRESET pin is a GPIO-multiplexed input with an internal Schmitt-trigger operating in the AONLDO voltage domain.

1. In Non-Shutdown Mode:
 - ✧ If nRESET reset is enabled ([Table 7-86](#) PWR_CTRL0[6]=1), a transition of the nRESET pin from inactive to active lasting longer than 250 μ s triggers the reset sequence (power-off followed by power-on).

- ✧ If GPIO filtering is enabled, the nRESET reset trigger time is extended by the filter delay as follows: $250\ \mu\text{s} + (\text{filter configuration value from Table 7-8 GPIO_DEB_EN}[7:6])$.

2. After Reset Sequence Triggered:

- ✧ If the nRESET pin remains active, the system will not re-trigger a reset.
- ✧ A new reset can only be triggered after the nRESET pin is released (returns to inactive).

The active polarity of the nRESET pin can be configured via the GPIO_ODR register (Table 7-5 GPIO_ODR).

6.1.7. EXT_EN Pin

The EXT_EN pin is a multiplexed GPIO output with an internal Schmitt-trigger operating in the AONLDO voltage domain.

Its behavior is controlled by the power-on, power-off, sleep, and wake-up sequences, as described in the corresponding registers and power sequence sections. The detailed logic is as follows:

1. Power-On and Wake-Up Sequences

- ✧ When EXT_EN is bound to a specific timing slot (SLOT) via Table 7-102 PWR_SLOT9, Table 7-103 PWR_SLOT10, Table 7-104 PWR_SLOT11:
 - ❖ The corresponding EXT_EN output operates only when the sequence reaches that SLOT.

2. Sleep Sequence

- ✧ When EXT_EN is bound to a SLOT:
 - ❖ The output is disabled only when the sequence reaches that SLOT and it is configured as controlled by sleep timing (Table 7-106 PWR_EXT_CTRL[5:0]).

3. Power-Off Sequence

- ✧ When EXT_EN is bound to a SLOT via Table 7-102 PWR_SLOT9, Table 7-103 PWR_SLOT10, Table 7-104 PWR_SLOT11:
 - ❖ The output is disabled only when the sequence reaches that SLOT.

4. Power-On Mode

- ✧ Controlled by Table 7-105 PWR_EXT_EN.

5. Sleep Mode

- ✧ Controlled jointly by Table 7-105 PWR_EXT_EN and Table 7-106 PWR_EXT_CTRL.

The active polarity of the EXT_EN pin can be configured via the GPIO_ODR register (Table 7-5 GPIO_ODR).

Table 6-2 EXT_EN Output Control Across Different Modes

(x = 0 ~ 5)	Power-On Sequence	Power-On Mode	Sleep Sequence	Sleep Mode	Wake-Up Sequence	Power-Off Sequence	Power-Off Mode
EXTx_EN	x	x	-	x	x	-	-
EXTx_EN_SLOT	x	-	x	-	x	x	-
EXTx_SLP_SD	-	-	x	x	-	-	-

6.1.8. VSET5 / VSET6 Pins

The VSET5 and VSET6 pins configure the output voltage of BUCK5 and BUCK6, respectively, based on their state (GND, VSYS, or FLOAT) to support different application scenarios.

Table 6-3 VSET Voltage Control Logic

Table 7-74 BUCK_LDO_CFG (*1)[2]	VDD	FLOAT	GND
0	1.1 V	VBUCKx_VOLT (x=5/6)	1.2 V
1	0.6 V	VBUCKx_VOLT (x=5/6)	1.5 V

6.1.9. OUT_32K Pin

The OUT_32K pin provides an output of the internal slow clock or crystal oscillator clock, configurable via the [Table 7-33](#) RTC_CTRL[3] register .

1. Clock Output Control:
 - ✧ Can be pre-configured via MTP to operate in clock output mode.
 - ✧ Provides a clock source to external modules even before the power-on sequence begins.
2. Impact of Power States:
 - ✧ Normal Operating Mode: Clock output remains active.
 - ✧ Power-Off Mode: Clock output is disabled.

6.2. Operating Modes

The system supports five operating modes: RESET, RTC, Shutdown, Active, and Sleep. Mode transitions are triggered by various events including power-on, power-off, reset, sleep, and wake-up events. The following diagram illustrates the mode transition states:




Figure 6-3 Mode Transition States

6.2.1. Reset Mode

- When $VSYS < 2.7V$, the PMIC enters Reset Mode and all functions are halted.
- The system exits Reset Mode and starts normal operation only when $VSYS \geq 2.7V$.
- If $VSYS$ drops below 2.55V during operation, the system immediately returns to Reset Mode.

6.2.2. RTC Mode

Ultra-low power mode, maintaining only the RTC module and oscillator to preserve timekeeping.

Entry Conditions:

- $VSYS < 2.0V$ (no main power)
- $VBAT > 2.0V$ (battery supply available)

Exit Conditions:

- Same as Reset Mode: $VSYS \geq 2.7V$ (power-on reset released)

6.2.3. Shutdown Mode

Most modules are powered down. Active modules include: AONLDO, Bandgap, $VSYS$ voltage detection, RTC, oscillator, and key detection.

Low-Power Shutdown (SHUTDOWN_LP):

- If [Table 7-87](#) $PWR_CTRL1[7] = 1$, AONLDO and Bandgap are additionally disabled in Shutdown Mode.

Entry Conditions:

- After PMIC power-on reset release ($VSYS > 2.7V$)
- During power-on sequence: all shutdown and reset events directly trigger this mode
- Other scenarios: shutdown or reset events trigger the shutdown sequence

Exit Conditions:

- [Table 7-87](#) $PWR_CTRL1[7] = 0$: any power-on event
- [Table 7-87](#) $PWR_CTRL1[7] = 1$: PWRKY key power-on, RTC alarm, or TICK events

Reset events entering Shutdown Mode:

- When a PWRKY forced reset occurs ($>12s$), PMIC switches immediately to Shutdown Mode, waits [Table 7-88](#) $PWR_CTRL2[7]$, then enters Reset Mode.
- For other reset events, PMIC waits [Table 7-88](#) $PWR_CTRL2[7]$; if $VSYS$ exceeds the power-on threshold, it automatically executes the power-on sequence.

6.2.4. Active Mode

All modules are operational: power rails, load switches, battery charging, voltage detection, internal references, OV/UV/SC/OL detection, thermal monitoring, internal clocks, oscillators, ADC, RTC, communication interfaces, GPIO, keys, and interrupts.

Entry Conditions:

- Completion of power-on sequence
- Wake-up from Sleep Mode

Exit Conditions:

- Power-off, reset, or sleep events

6.2.5. Sleep Mode

Certain power rails can be reduced or turned off; PGOOD pin can be pulled low to reset SoC.

- Entry Condition: sleep event from Active Mode.
- Exit Conditions: power-off, reset, or wake-up events.

6.2.6. Mode Status Overview

Table 6-4 PMIC Mode Management

Power Domain	Module	RESET	RTC	SHUTDOWN-LP	SHUTDOWN	ACTIVE	SLEEP
VSYS	BUCK/LDO	-	-	-	-	x (if enabled)	x (if enabled)
	SWITCH	-	-	-	-	x (if enabled)	x (if enabled)
	BCHG	-	-	-	-	x (if enabled)	x (if enabled)
	MTP	-	-	-	-	x	x
	AONLDO	-	-	-	x	x	x
	BG	-	-	-	x	x	x
	VSYS DET	-	-	x	x	x	x
	VREF	-	-	-	-	x	x
	IREF	-	-	-	-	x	x
	SOSC	-	-	x	x	x	x
	FOSC	-	-	-	-	x	x
	ADC	-	-	-	-	x (if enabled)	x (if enabled)
	TS	-	-	-	-	x	x
	OT-P	-	-	-	-	x	x
	KEY	-	-	x	x	x	x
VSYS / VBAT	XTAL	-	x (if enabled)	x (if enabled)	x (if enabled)	x (if enabled)	x (if enabled)
	RTC	-	x (if enabled)	x (if enabled)	x (if enabled)	x (if enabled)	x (if enabled)
VSYS	DIGITAL	-	-	x	x	x	x
AONLDO	GPIO	-	-	-	-	x	x
	INT	-	-	-	-	x	x
	IIC	-	-	-	-	x	x

6.3. PMIC Events and Behaviors

Table 6-5 summarizes the PMIC events and corresponding behaviors. The term “Forced” indicates that the PMIC will immediately switch from its current state to Shutdown Mode.

Table 6-5 PMIC Events and Behaviors

Type	Event	Applicable Mode/Domain	Behavior
Power-On	VSYS over-threshold	Shutdown Mode	Power-On / Wake-Up
	PWRKY Power-On		
	INT Pulldown 16 ms		
	ALARM / TICK		
	PWRCTRL Fully Bound On		
Power-Off	PWRKY Power-Off	See Figure 6-3 (* state, # state)	Configured Power-Off
	VSYS under-threshold		
	PWRCTRL Power-Off		
	Power Rail Abnormal		
	Software Power-Off	See Figure 6-3 (# state)	Forced Shutdown
	Chip Over-Temperature / VSYS Over-Voltage	ALL	
Sleep	Software Sleep	Active Mode	Configured Sleep Entry
	GPIO Sleep	Active Mode	
Wake-Up	Software Wake	Sleep Mode	Configured Sleep Exit
	GPIO Wake	Sleep Mode	
	PWRKY Interrupt Wake	Sleep Mode	
	ALARM / TICK	Sleep Mode	
Reset	PWRKY Reset	ALL	Forced Cold Reset
	Software Reset	See Figure 6-3 (# state)	Configured Reset
	nRESET Inactive	See Figure 6-3 (* state, # state)	
	PGOOD Pulldown		
	Watchdog Timeout		

6.4. Sequence Controller

The PMIC’s power rails (except AONLDO) are managed by a programmable sequence controller, which handles Power-On, Power-Off, Sleep, and Wake-Up flows. The controller features 16 programmable SLOTS with the following characteristics:

1. Power Rail Control

- ✧ Each power rail is assigned a SLOT ID, which can point to any of the 16 SLOTS.

- ✧ Power rail enable/disable is controlled by PWRCTRL (register configuration):
 - ❖ BUCK: [Table 7-75](#) BUCKx_CTRL (*1)[5:3]
 - ❖ ALDO: [Table 7-80](#) ALDOx_CTRL (*1)[3:1]
 - ❖ DLDO: [Table 7-83](#) DLDOx_CTRL [3:1]
- ✧ During a SLOT, the rail will only enable if PWRCTRL is valid; conversely, the rail will disable or adjust voltage when PWRCTRL becomes invalid.

2. EXT_EN Control

- ✧ GPIO0~5 can be configured as EXT_EN outputs.
- ✧ Each EXT_EN is assigned a SLOT ID (register configuration: [Table 7-102](#) PWR_SLOT9, [Table 7-103](#) PWR_SLOT10, [Table 7-104](#) PWR_SLOT11).

3. SLOT Timing Rules

- ✧ If a power rail is controlled by PWRCTRL, the SLOT timing waits until all bound PWRCTRL signals reach their target states (all valid/invalid).

SLOT Functions

- SLOT0~SLOT14: Active control sequence.
- SLOT15: Inactive control sequence.

Behavior by Mode:

1. Power-On / Wake-Up Flows

- ✧ BUCK and LDO enables are activated according to SLOT0~SLOT14.
- ✧ EXT_EN becomes active.
- ✧ Power rails and EXT_EN pointing to SLOT15 remain inactive.

2. Sleep Flow

- ✧ BUCK and LDO enable states remain unchanged for SLOT0~SLOT15.
- ✧ Rails with sleep voltage set to 0 are disabled.
- ✧ EXT_EN controlled by sleep timing ([Table 7-106](#) PWR_EXT_CTRL[5:0]) becomes inactive; otherwise, it remains unchanged.

3. Power-Off Flow

- ✧ BUCK and LDO enables are disabled for SLOT0~SLOT15.
- ✧ EXT_EN becomes inactive.

Controller Scale

- Supports up to 23 SLOT IDs (6 EXT_EN + 6 BUCK + 11 LDO)
- Example: DLDO1/DLDO4 bound to a specific PWRCTRL (see sequence controller timing diagram below).




Figure 6-4 Sequence Controller Timing Diagram

Table 6-6 Power Rail State & Output by Mode

Mode	SLOT_ID	PWRCTRLx	Software	Rail State	Rail Output Voltage
Shutdown	-	-	-	Disabled	-
Power-On Flow	x	x (optional)	x	Enabled	Normal
Active Mode	-	x (optional)	x	Enabled	Normal
Sleep Flow	x	x (optional)	x	Enabled	Normal -> Sleep
Sleep Mode	-	x (optional)	x	Enabled	Sleep
Wake-Up Flow	x	x (optional)	x	Enabled	Sleep -> Normal
Power-Off Flow	x	x (optional)	-	Disabled	-

6.4.1. Power-On Events

The PMIC supports the following Power-On / Wake-Up events:

1. VSYS exceeds the Power-On threshold (maskable via MTP)
2. PWRKY long-press Power-On (normally open)
3. INT pin pulled low for >16 ms (maskable via MTP)
4. RTC ALARM or TICK events (maskable via MTP)
5. PWRCTRL full-bind Power-On event (maskable via MTP)
6. Auto-restart event after shutdown

Trigger Condition: Except for VSYS threshold events, all other events require VSYS above the Power-On threshold to be valid.

Wake-Up Requirements

- VSYS Voltage Range: 2.9V ~ 5.5V (must be stable)
- Power-On Threshold:
 - ✧ Configurable via MTP

In addition to MTP configuration, the PMIC dynamically adjusts the Power-On threshold in hardware to prevent false Power-On/Off events under weak supply conditions. The Power-On/Off threshold switching diagram is shown below. Adjustment procedure:

Dynamic Power-On Threshold Adjustment

1. Initial State

- ✧ After PMIC reset release, the device enters Shutdown Mode.
- ✧ If VSYS event is not masked, Power-On occurs when VSYS > default Power-On threshold.

2. Low-Voltage Protection

- ✧ If VSYS < Shutdown threshold within 16 seconds after Power-On:
 - ❖ Execute Power-Off flow and enter Shutdown Mode.
 - ❖ Adjust Power-On Threshold:
 - ❖ If the current threshold < maximum (3.6V), increase in 0.1V or 0.2V steps (selected via [Table 7-127 SYS_CFG2\[7\]](#))
 - ❖ If already at 3.6V, mask the VSYS Power-On event

3. Threshold Recovery

- ✧ If VSYS remains stable above the Shutdown threshold for 16 seconds after Power-On, restore the threshold to default.

4. Disable Feature

- ✧ Threshold adjustment can be disabled via [Table 7-127 SYS_CFG2\[6\]](#).




Figure 6-5 Power-On/Off Threshold Switching Diagram

6.4.2. Power-On Sequence

When a Power-On event is detected in Shutdown Mode, the PMIC executes the Power-On sequence as follows:

1. Load Configuration from MTP

- ✧ Includes voltage settings and other required configurations for all power rails.

2. Pre-Power-On Checks

- ✧ Checks VSET pin status.
- ✧ Monitors abnormal events (OVP/UVP, short-circuit, open-circuit) on all power rails.
- ✧ If no abnormal events are detected, the Power Rail On Sequence is initiated; otherwise, the PMIC immediately returns to Shutdown Mode.

3. Power-On Sequence Completion

- ✧ After the sequence, a programmable delay is applied ([Table 7-92](#) PWR_SEQ_TIME[5:4]), then the PMIC releases the PGOOD pin:
 - ❖ If configured to not wait for PGOOD release ([Table 7-87](#) PWR_CTRL1[3]=0), the system enters Power-On mode immediately.
 - ❖ If waiting for PGOOD release, the system enters Power-On mode only after PGOOD is released.
 - ❖ If PGOOD is not released within the configured timeout ([Table 7-87](#) PWR_CTRL1[4]), the PMIC returns to Shutdown Mode.

Note: Before entering Power-On mode (see [Figure 6-3](#), * state), if an abnormal, shutdown, or reset event occurs, the PMIC aborts the Power-On sequence and returns to Shutdown Mode, awaiting the next wake-up event.

SLOT Mechanism and Power Rail Control

- Power Rail Management: All BUCKs (BUCK1~6), 11 LDOs, and all EXT_x_EN signals have independent SLOT IDs, configured via MTP. After waking from Shutdown Mode, PMIC reads the configuration from MTP.
- SLOT Binding: Multiple power rails or EXT_x_EN signals can be bound to the same SLOT, enabling simultaneous activation.
- DUMMY SLOT: If a SLOT has no bound power rail or EXT_x_EN, it is treated as a DUMMY SLOT. The sequence controller skips it, holding for one internal slow clock cycle (~32 μs).

Power-On Sequence and PWRCTRL Binding

The sequence controller starts from SLOT0, with programmable timing (four levels available, [Table 7-92](#) PWR_SEQ_TIME[1:0]). Behavior depends on PWRCTRL bindings:

1. SLOT0~14 without PWRCTRL Binding

- ✧ Upon entering the SLOT, power rails and EXT_x_EN are enabled immediately and timing starts.
- ✧ After timing completes, the next SLOT is executed.

2. SLOT0~14 with PWRCTRL Binding

- ✧ Rails/EXT_x_EN without PWRCTRL are enabled immediately; SLOT timing does not start until all bound PWRCTRL signals are valid.
- ✧ Rails bound to PWRCTRL are enabled only when the corresponding PWRCTRL signal is valid.
- ✧ Once all bound PWRCTRL signals are valid, timing begins; after timing completes, the next SLOT executes.
- ✧ If a PWRCTRL signal becomes invalid during timing, the timer stops and resets, the corresponding rails are disabled, and timing restarts only after PWRCTRL signals are valid again.
- ✧ Once timing completes and the next SLOT starts, any subsequent PWRCTRL changes do not affect already activated rails. In Power-On mode, rails controlled by PWRCTRL will disable if PWRCTRL becomes invalid and re-enable when PWRCTRL becomes valid.

3. SLOT15 with PWRCTRL Binding

- ✧ Rails or EXT_x_EN are not enabled; this SLOT performs no action.
- ✧ If rails are bound to PWRCTRL, SLOT timing waits until PWRCTRL is valid before starting.




Figure 6-6 Power-On Sequence Diagram

6.4.3. Shutdown Event Types

The PMIC supports the following conditions for triggering a shutdown:

1. Hardware-Triggered Events
 - ✧ PWRKY Long-Press Shutdown (enabled when [Table 7-88](#) PWR_CTRL2[6]=0)
 - ✧ VSYS below threshold (forces hardware shutdown)
2. Software-Triggered Events
 - ✧ Software-Initiated Shutdown via register configuration
3. Power Management Events
 - ✧ All power rails bound to PWRCTRL are invalid (can be masked via MTP)
4. Protection and Fault Events (maskable via software/MTP)
 - ✧ Power rail faults: Over-Voltage (OV), Under-Voltage (UV), Short-Circuit (SC)
 - ✧ Chip Over-Temperature
 - ✧ VSYS Over-Voltage

6.4.4. Shutdown Sequence

Overview

When the PMIC triggers a shutdown or reset event while in Active Mode, the system executes a reverse shutdown sequence:

1. Sequence Control
 - ✧ Starts from SLOT15 and executes in reverse order down to SLOT0.

- ✧ The behavior within each SLOT follows the same logic as the startup sequence, but trigger conditions and output polarity are inverted (see [Figure 6-4 Sequence Controller Timing Diagram](#), [Figure 6-7 Shutdown Sequence Timing Diagram](#)).

2. Fault and Interrupt Handling

- ✧ If a shutdown event occurs during sleep/wake processes (see [Figure 6-3 Mode Transition States](#), marked #):
 - ❖ The current sequence is immediately interrupted.
 - ❖ The shutdown sequence corresponding to PWR_CTRL1[0] ([Table 7-87 PWR_CTRL1](#)) is executed.

For each SLOT in the reverse sequence:

- Power rails bound to that SLOT are disabled and EXT_EN outputs are deactivated.
- If the power rail is configured to wait for PWRCTRL ([Table 7-88 PWR_CTRL2\[4\]=1](#)), the SLOT timing and power rail shutdown will wait until PWRCTRL becomes inactive.
- If the PWRCTRL wait exceeds the configured timeout ([Table 7-88 PWR_CTRL2\[5\]](#)), the SLOT timing proceeds and the corresponding power rails are forced to shutdown.

Emergency Event Handling

- Trigger Conditions (any of the following):
 - ✧ VSYS Over-Voltage ([Table 7-113 PWRKY_EVNET\[5\]](#))
 - ✧ Chip Over-Temperature ([Table 7-109 EVENT2\[6\]](#))
- Response Actions:
 - ✧ If protection is enabled ([Table 7-120 IRQ_PWRKY_EN\[7:6\]=1](#)), the system immediately jumps to Shutdown Mode.
 - ✧ All power rails and EXT_EN outputs are forcibly disabled.

The shutdown sequence timing diagram is shown below:




Figure 6-7 Shutdown Sequence Timing Diagram

6.4.5. Sleep Events

The sleep events in [Figure 6-3](#) Mode Transition States represent the conditions for entering Sleep Mode from Active Mode:

1. Software-Initiated Sleep ([Table 7-88](#) PWR_CTRL2[0]=1)
2. GPIO Input Event via the Sleep/Wake-up (SLEEP/WKUP) pin

6.4.6. Sleep Sequence

The timing sequence for entering Sleep Mode from Active Mode follows the same SLOT-based structure as the startup sequence, but with different behaviors. Key points of the sleep sequence:

1. Power Rail Adjustment
 - ✧ The enable state of each power rail remains unchanged.
 - ✧ If the sleep voltage for a rail is set to 0, the rail is disabled.
 - ✧ Otherwise, the rail adjusts to its configured sleep voltage.
2. EXT_EN Control
 - ✧ The state of EXT_EN outputs is controlled by [Table 7-105](#) PWR_EXT_EN and [Table 7-106](#) PWR_EXT_CTRL.
 - ✧ EXT_EN outputs will only be deactivated in their respective SLOT stages if EXT_x_SLP_SD is set to 1; otherwise, the outputs remain unchanged.
3. Wake-up Event Handling
 - ✧ Wake-up events do not interrupt the sleep sequence.
 - ✧ If wake-up conditions are met after entering Sleep Mode, the wake-up sequence is initiated.
 - ✧ Sleep conditions triggered by software or GPIO are level-sensitive and only valid in Active Mode.
4. Multiple GPIO Configuration
 - ✧ When multiple GPIOs are configured as SLEEP/WKUP pins, the system enters Sleep Mode if any one of the pins becomes active during Active Mode.

6.4.7. Wake-up Events

The wake-up events (see [Figure 6-3](#)) define the conditions for exiting Sleep Mode:

1. Software-initiated wake-up
2. GPIO input event via Sleep/Wake-up (SLEEP/WKUP) pins becoming inactive
3. PWRKY interrupt wake-up (short press, long press, rising/falling edge)
4. RTC ALARM and TICK events (maskable via MTP)

6.4.8. Wake-up Sequence

The wake-up behavior from Sleep Mode follows the same SLOT-based sequence as the power-on sequence, with the following distinctions:

1. Power Rail Voltage Adjustment

- ✧ During wake-up, the voltage of each power rail is adjusted from its sleep voltage to the normal operating voltage.

2. Software-Disabled Power Rails

- ✧ Any power rail disabled via software during Sleep Mode remains off during the wake-up sequence.

3. Sleep Event Handling

- ✧ Sleep events do not interrupt the wake-up sequence.
- ✧ If Sleep conditions are still met after entering Active Mode, the system will initiate a sleep sequence.

4. Clearing Software Triggered Sleep Conditions

- ✧ If sleep was entered via software but exited through another wake-up source, other wake-up sources will clear the software-triggered sleep conditions by resetting the corresponding registers.

5. Multiple GPIO Configuration

- ✧ When multiple GPIOs are configured as SLEEP/WKUP pins, all SLEEP/WKUP pins must be inactive to initiate the wake-up sequence.

6. Specific Wake-up Source Restrictions

- ✧ If any SLEEP/WKUP pin is active, wake-up via PWRKY interrupts, RTC ALARM, or TICK events is inhibited.

6.4.9. Reset Events

The PMIC supports the following reset events:

1. PWRKY long-press 12s cold reset event ([Table 7-88](#) PWR_CTRL2[6] = 1)
2. PWRKY long-press shutdown followed by automatic restart ([Table 7-88](#) PWR_CTRL2[6] = 0 and [Table 7-87](#) PWR_CTRL1[2] = 1)
3. Software-initiated reset
4. nRESET (GPIO input multiplexed function) invalid event (maskable via software)
5. PGOOD pull-down (maskable via software or MTP)
6. Watchdog timeout reset (maskable via software)

6.4.10. Reset Sequence

Reset events behave identically in Active Mode and Sleep Mode. All reset sequences execute through the shutdown sequence before completing.

1. Shutdown Mode Hold Time

- ✧ After executing the shutdown sequence, the PMIC remains in Shutdown Mode for a configurable duration ([Table 7-88](#) PWR_CTRL2[7]) to ensure sufficient reset timing.
- ✧ Upon completion of this period, two outcomes are possible:
 - ❖ Enter RESET Mode

- ❖ If PWRKY is configured for 12s long-press reset and the key event occurs, the PMIC resets all logic and enters RESET Mode (see Reset Sequence Diagram).




Figure 6-8 Reset Sequence Diagram

- ❖ Enter MTP READ2 Mode
- ❖ For other reset events, the PMIC exits Shutdown Mode and enters MTP READ2 Mode (see Cold Reset Sequence Diagram).




Figure 6-9 Cold Reset Sequence Diagram

2. Reset Source Masking

- ✧ During the SD_RST_TIME period while in Shutdown Mode triggered by a reset source, all power-on sources are masked and remain inactive.

6.5. Watchdog

In Active Mode and Sleep Mode, the host can enable the watchdog and configure its timeout via the I2C interface (Table 7-72 WDT_CTRL (*1)[2:1]).

- If the host fails to feed the watchdog within the configured timeout period (Table 7-72 WDT_CTRL (*1)[0]=1), a watchdog timeout event is generated and the corresponding flag is set (Table 7-108 EVENT1[3]).
- If watchdog reset is enabled (Table 7-86 PWR_CTRL0[7]), the PMIC will initiate the reset sequence upon timeout.
- If watchdog interrupt is enabled (Table 7-115 IRQ_EN1[3]), a watchdog interrupt is triggered and the INT pin is pulled low.

The watchdog is automatically disabled and stops functioning when the PMIC enters Shutdown Mode. To re-enable it, configuration must be performed again after returning to Active Mode.

6.6. GPIO

The PMIC provides 6 GPIOs, which can function as general-purpose IO or be configured for multiplexed input/output. Configuration details are available in [Table 7-12](#) GPIO_MODE0, [Table 7-13](#) GPIO_MODE1 and [Table 7-14](#) GPIO_AF01, [Table 7-15](#) GPIO_AF23, [Table 7-16](#) GPIO_AF45. Additional GPIO features include:

1. All GPIOs support polarity control, pull-up/down, open-drain, and filtering, except when used as multiplexed ADC inputs.
2. GPIO debounce/filter time ranges from 100 μ s to 1.5 ms ([Table 7-8](#) GPIO_DEB_EN[7:6]), and the GPIOx_IDR reflects the current port state.
3. When configured as GPIO inputs, [Table 7-4](#) GPIO_IDR together with [Table 7-10](#) GPIO_ITYPE0 and [Table 7-11](#) GPIO_ITYPE1 can generate [Table 7-107](#) EVENT0[5:0].

The GPIOx_ODR register serves dual purposes:

1. When configured as GPIO output (GPIOx_MODE=2' b01), GPIOx_ODR reflects the GPIO output state.
2. When configured for multiplexed functionality (GPIOx_MODE=2' b1x), GPIOx_ODR represents the active state configuration of the associated multiplexed function.

6.7. I2C Communication Interface

The PMIC supports an I2C interface with a maximum speed of 1 MHz and operates only as a slave device.

- In Shutdown Mode, the SCL and SDA lines are inactive.
- The host can access PMIC registers via I2C only in Active Mode or Sleep Mode.
- The I2C slave address is configurable via MTP: [Table 7-125](#) SYS_CFG0[6:0].

6.8. LDO

The PMIC integrates three types of LDOs: AONLDO, ALDO1~4, and DLDO1~7. Their control parameters are summarized below:

Table 6-7 LDO Control Parameters

Power Rail	Sequencer	PWRCTRL	Software	DVS	STEP	SLEEP Voltage
AONLDO	-	-	-	-	25 mV	-
ALDO1~4	x	x	x	-	25 mV	x
DLDO1~7	x	x	x	-	25 mV	x

LDO Enable and Voltage Control

- AONLDO
 - ✧ Always enabled after VSYS powers up ($V_{SYS} > 2.7$ V).
 - ✧ No sleep voltage configuration.
- ALDO1~4 and DLDO1~7
 - ✧ Enable and voltage can be configured via software (host I2C access to PMIC registers).

- ✧ Voltage step size is 25 mV.
- ✧ Supports two voltage settings: Active Mode and Sleep Mode.

Hardware Control

- Sequencer
 - ✧ LDOs can be assigned to sequencer slots via [Table 7-96](#) PWR_SLOT3 to [Table 7-101](#) PWR_SLOT8, controlling on/off timing.
- PWRCTRL (GPIO Multiplexed Input Function)
 - ✧ Configured via [Table 7-80](#) ALDOx_CTRL (*1)[3:1] and [Table 7-83](#) DLDOx_CTRL[3:1].
 - ✧ LDO is enabled or disabled when the sequencer reaches the corresponding slot and the bound PWRCTRL signal is valid or invalid.

Pull-Down Control

- All LDO outputs include a pull-down resistor.
- When LDO is enabled, the pull-down is disabled.
- When LDO is disabled, the pull-down status is controlled by LDO_PD_DIS (see register description).

6.9. BUCK

The PMIC integrates 6 BUCK regulators with the following control parameters:

Table 6-8 BUCK Control Parameters

Power Rail	Sequencer	PWRCTRL	Software	DVS	STEP	SLEEP Voltage	Soft-Start	VSET	DUAL
BUCK1~2	x	x	x	x	5/25 mV	x	x	-	x
BUCK3~4	x	x	x	x	5/25 mV	x	x	-	x
BUCK5	x	x	x	x	5/25 mV	x	x	x	-
BUCK6	x	x	x	x	5/25 mV	x	x	x	-

Soft-Start Feature

- All BUCK regulators support soft-start with a typical start-up time of 1 ms.

Dynamic Voltage Scaling (DVS)

- When a BUCK is enabled and DVS is active, the output voltage ramps dynamically in steps (configured in [Table 7-74](#) BUCK_LDO_CFG (*1)[4:3]) until the target voltage is reached.
- DVS triggers:
 - ✧ Modifying BUCKx_VOLT ([Table 7-76](#) BUCKx_VOLT (*1)) in Active Mode.
 - ✧ Modifying BUCKx_SLP_VOLT ([Table 7-77](#) BUCKx_SLP_VOLT (*1)) in Sleep Mode.
 - ✧ Voltage switching by the sequencer during Sleep and Wake-Up sequences.

Dual-Phase Mode

- BUCK1 & BUCK2 and BUCK3 & BUCK4 can be configured in dual-phase mode to support higher current or improved efficiency.

Pull-Down Control

- All BUCK outputs include a pull-down resistor.

- Enabled BUCK: pull-down disabled.
- Disabled BUCK: pull-down status is determined by BUCK_LDO_CFG[6] ([Table 7-74](#) BUCK_LDO_CFG (*1)).

Special Configuration for BUCK5 and BUCK6

- BUCK5 and BUCK6 have dedicated VSET5 and VSET6 pins.
- The output voltage is determined by the pin state and the BUCK_VSET_CTRL register.
- Refer to the corresponding register descriptions and VSET5/VSET6 pin details for full configuration information.

6.10. Shutdown Protection

The PMIC implements the following protection mechanisms:

1. Power Rail Protection: Over-voltage (OV), under-voltage (UV), short-circuit (SC), and open-circuit (OC) protection for all BUCK and LDO regulators.
2. Chip-Level Protection: Over-temperature, VSYS over-voltage, and switch short-circuit protection.

6.10.1. Power Rail Fault Protection

When the shutdown protection for a power rail is enabled ([Table 7-121](#) PROT_EN[5:0]), any detected abnormality on the rail triggers the shutdown sequence. Configuration details are as follows:

1. Under-Voltage and Over-Voltage Detection

✧ Filter Time Configuration

Filter time is configurable via OVUV_DELAY and supports:

- ❖ 100 μ s
- ❖ 375 μ s
- ❖ 750 μ s
- ❖ Filter bypass ([Table 7-127](#) SYS_CFG2[4:3])

✧ Mask Time Configuration

Certain intervals may generate spurious OV/UV events. To avoid false shutdown or interrupts, mask time can be configured:

- ❖ Applicable Intervals:
- ❖ During power rail startup until stabilization
- ❖ During voltage transition phases
- ❖ Configuration: [Table 7-127](#) SYS_CFG2[2:0]

2. Fault Response Mechanism

- ✧ When a rail fault is detected, the PMIC executes the shutdown sequence according to the configured settings.
- ✧ Filter and mask times allow flexible adjustment of protection behavior to ensure system stability and reliability.

6.10.2. Other Fault Protection

- VSYS Over-Voltage, Chip Over-Temperature, and Switch Short-Circuit protections have separate enable bits:
 - ✧ [Table 7-120](#) IRQ_PWRKY_EN[7:6]
 - ✧ [Table 7-121](#) PROT_EN[7:6]
- All events support filter configuration via SYS_CFG2[5], [Table 7-127](#) SYS_CFG2(100 μs or filter bypass).

Table 6-9 Over-Temperature Protection Levels

Table 7-125 SYS_CFG0	Warning Temp (°C)	Severe Temp (°C)	Critical Temp (°C)
0	95	115	135
1	110	130	150
Event	Table 7-109 EVENT2[4]	Table 7-109 EVENT2[5]	Table 7-109 EVENT2[6]
Enable	-	Table 7-121 PROT_EN[6]	Table 7-120 IRQ_PWRKY_EN[6]
Action	Interrupt	Shutdown	Shutdown

6.11. Load Switch

The PMIC integrates a software-controlled load switch (SWITCH) with the following behavior:

- Pull-Down Resistor Control
 - ✧ The SWITCH output has an internal pull-down resistor.
 - ✧ When the SWITCH is enabled, the pull-down resistor is disabled.
 - ✧ When the SWITCH is disabled, the pull-down resistor state is determined by [Table 7-78](#) SWITCH_CTRL (*1)[1], .
- Behavior in Shutdown Mode
 - ✧ The SWITCH is inactive in shutdown mode.

6.12. Battery Charging

The host can configure the charging voltage and current, and enable charging via [Table 7-73](#)

BBAT_CTRL (*1)[0] = 1. Charging behavior is as follows:

- Full Charge Detection
 - ✧ Once the battery reaches full charge, the PMIC waits 20 ms internally before stopping the charge.
- Recharge on Voltage Drop
 - ✧ If the battery voltage drops below the configured threshold, the PMIC resumes charging until full, repeating step 1.
- Charging Disable
 - ✧ Disabling charging (BCHG_EN = 0) stops the charging process immediately.

In shutdown mode, the battery charging circuit is disabled. After re-entering power-on mode, charging must be re-enabled by the host.

6.13. ADC Control Circuit

The PMIC integrates a 12-bit ADC with the following features:

1. Sampling Rate: Configurable from 100 Hz to 50 kHz via registers.
2. Channels: 6 external scan channels and 20 internal scan channels selectable.
3. Reference Voltage: Configurable via ADC reference voltage register.
4. Scan Modes: Supports manual and automatic scan modes.
5. Manual Mode: Measurement channels are configurable; supports up to 6 external channels and 20 internal channels.
6. Automatic Mode: Measurement channels are configurable; supports 1 internal channel (chip junction temperature T_j) and 6 external scan channels (6 GPIOs configured as ADC scan input mode), totaling 7 automatic scan channels.
7. Result Registers: 7 independent automatic channel result registers and 1 multiplexed manual channel result register.
8. Threshold Monitoring: Each of the 7 automatic scan channels supports high and low threshold monitoring.
9. Threshold Flags with Filtering: Each high/low threshold flag is filtered and triggered after ADC_DEB_NUM consecutive events.
10. Interrupts: Supports maskable single conversion complete interrupt, sequence conversion complete interrupt, and threshold comparison interrupt.

6.13.1. Channel Selection

The ADC module operation is illustrated below:




Figure 6-10 ADC Module Operation Diagram

Table 6-10 ADC Measurement Channels

Channel	Description
0	Measures VSYS voltage, all BUCK voltages, and all LDO voltages. Each channel is individually configurable. VSYS input is divided by 4 and measured using the internal reference.
1	V(TJ), internal junction temperature of the chip.
2	ADCIN0, GPIO0 configured as ADC analog input multiplexed function.
3	ADCIN1, GPIO1 configured as ADC analog input multiplexed function.
4	ADCIN2, GPIO2 configured as ADC analog input multiplexed function.
5	ADCIN3, GPIO3 configured as ADC analog input multiplexed function.
6	ADCIN4, GPIO4 configured as ADC analog input multiplexed function.
7	ADCIN5, GPIO5 configured as ADC analog input multiplexed function.

6.13.2. Manual Mode

The manual mode configuration procedure is as follows:

1. Reset the ADC_AUTO registers, disable all automatic scan channels, and enable the ADC ([Table 7-34](#) ADC_CTRL(*1)[0]=1).
2. Select the ADC conversion channel by configuring [Table 7-36](#) ADC_CFG1 (*1)[5:3].
3. If channel 0 is selected, select the manual sub-channels for channel 0 via [Table 7-39](#) ADC_MAN_EN0 (*1), [Table 7-40](#) ADC_MAN_EN1 (*1), [Table 7-41](#) ADC_MAN_EN2 (*1).
4. Configure other required settings, including ADC result filtering, sampling frequency, CHOP function, reference voltage, and per-channel threshold values.
5. Set ADC_GO to start a single conversion.

When the ADC is first enabled, it requires approximately >30 μ s to stabilize. The ADC only begins normal operation after this stabilization period.

For each conversion in manual mode:

1. When scanning channel 0, the 12-bit result is stored in [Table 7-42](#) ADC_MAN_RES_H (*1) and [Table 7-43](#) ADC_MAN_RES_L (*1).
2. When scanning other channels, the 12-bit results are stored in the corresponding result registers ([Table 7-44](#) ADC_TJ_RES_H (*1) ~ [Table 7-57](#) ADC_IN5_RES_L (*1)).
3. ADC_GO is automatically cleared by hardware.
4. The single conversion complete event ([Table 7-108](#) EVENT1) is set.
5. If interrupts are enabled ([Table 7-115](#) IRQ_EN1), an interrupt is triggered (INT pin pulled low) until cleared by software or the interrupt enable bit is reset.

Behavior when channel 0 is selected:

1. After configuring the enabled channels, each completed conversion automatically switches to the next enabled sub-channel of channel 0. After completing a full scan cycle, it returns to the first enabled channel, as illustrated in the ADC Channel 0 Scan Diagram below.

- To change the scan sequence, configure the enabled channels before starting the next conversion.
- To restart scanning from the beginning, use one of the following methods:
 - ✧ Disable and then re-enable ADC_EN.
 - ✧ Switch to automatic mode and back to manual mode: set any register in ADC_AUTO to 1, then clear all registers.
- After all channels enabled via [Table 7-39](#) ADC_MAN_EN0 (*1), [Table 7-40](#) ADC_MAN_EN1 (*1), [Table 7-41](#) ADC_MAN_EN2 (*1) are scanned and converted, the event [Table 7-108](#) EVENT1[2] is set. If interrupts are enabled ([Table 7-115](#) IRQ_EN1[2]), an interrupt is generated (INT pin pulled low) until cleared by software or the interrupt enable bit is reset.

Note: Do not modify configuration (e.g., channel selection, sampling frequency, ADC_AUTO) during conversion. Doing so may invalidate conversion results. Clearing ADC_GO during conversion interrupts the current conversion; results are not saved, and channel scanning restarts from the beginning.




Figure 6-11 ADC Channel 0 Scan Diagram

6.13.3. Automatic Mode

The automatic mode configuration procedure is as follows:

- Configure the desired automatic scan channels by enabling the corresponding ADC_AUTO channels, and enable the ADC ([Table 7-34](#) ADC_CTRL(*1)[0]=1).
- Configure other required settings, including ADC result filtering, sampling frequency, CHOP function, reference voltage, high-speed mode, and per-channel thresholds.
- Set ADC_GO to start conversion.

When the ADC is first enabled, it requires approximately >30 μ s to stabilize. Normal operation begins only after stabilization.

For each conversion in automatic mode:

- The 12-bit result is stored in the corresponding result register.
- ADC_GO is not cleared in automatic scan mode.
- The single conversion complete event ([Table 7-108](#) EVENT1[1]) is set.
- If interrupts are enabled ([Table 7-115](#) IRQ_EN1[1]), an interrupt is triggered (INT pin pulled low) until cleared by software or the interrupt enable bit is reset.

After completing a full scan sequence (all channels enabled in ADC_AUTO are scanned):

- The sequence conversion complete event ([Table 7-108](#) EVENT1[2]) is set.
- If interrupts are enabled ([Table 7-115](#) IRQ_EN1[2]), an interrupt is generated (INT pin pulled low) until cleared by software or the interrupt enable bit is reset.

Behavior of channel selection: After configuring the enabled channels, each completed conversion automatically switches to the next enabled channel. After a full scan cycle, it returns to the first enabled channel, as illustrated in the ADC Automatic Scan Diagram below.




Figure 6-12 ADC Automatic Scan Diagram

To change the scan sequence or restart scanning from the beginning:

1. Disable ADC_EN and reconfigure according to the automatic mode procedure.
2. Clear ADC_GO in software. The current conversion is interrupted, results are not saved, and scanning restarts from the beginning upon the next ADC_GO set.

Note: Do not modify configuration during conversions (e.g., channel selection, sampling frequency, ADC_AUTO), as doing so may invalidate conversion results.

6.13.4. ADC Result Filtering

For channels 1–7 with configured thresholds:

1. Without result filtering (ADC_CFG0 corresponding bits in [Table 7-35](#) ADC_CFG0(*1) = 0):
If the conversion result exceeds or falls below the configured threshold, the corresponding channel event flags ([Table 7-107](#) EVENT0[5:0], [Table 7-108](#) EVENT1[0]) are set immediately.
2. With result filtering enabled:
The event flags are set only after consecutive over-threshold or under-threshold events reach the count configured in [Table 7-37](#) ADC_CFG2 (*1)[6:4].

If the corresponding interrupt is enabled, an interrupt event is generated (INT pin pulled low) until cleared by software or the interrupt enable bit is reset.

The figure below illustrates ADC result filtering:




Figure 6-13 ADC Result Filtering Diagram

6.14. RTC Module

The RTC module provides three main functions:

- Calendar
- Alarm
- Second counting

RTC power is supplied from two sources: VSYS and a backup coin cell battery.

- When VSYS is present, RTC is powered by VSYS.
- When VSYS drops below 2.0 V, the internal circuit switches to coin cell battery power.

The RTC clock source can be selected from the internal slow clock (LSI) or an external crystal, as configured in [Table 7-33](#) RTC_CTRL[3].

Before starting the power-on sequence, the internal slow clock or crystal clock output can be enabled via the MTP register [Table 7-33](#) RTC_CTRL[1].

6.14.1. RTC Calendar

The RTC internal timing logic counts the 32 kHz clock to provide seconds, minutes, hours, day, month, and year, stored in [Table 7-17](#) RTC_COUNT_S through [Table 7-22](#) RTC_COUNT_Y.

RTC_COUNT_Y = 0 corresponds to the year 2000, allowing calendar time up to 2063.

To read the current internal calendar value, read RTC_COUNT_S first. This operation latches all calendar values into RTC_COUNT_S through RTC_COUNT_Y.

To update the calendar, configure all calendar registers in order (RTC_COUNT_S through RTC_COUNT_Y). After writing RTC_COUNT_Y, the PMIC updates the internal RTC timer with the new user-defined calendar value and starts counting from this point.

6.14.2. RTC Alarm

The RTC module provides alarm registers [Table 7-23](#) RTC_ALARM_S through [Table 7-28](#) RTC_ALARM_Y. When the current RTC calendar value matches all RTC_ALARM_S through RTC_ALARM_Y:

1. If [Table 7-33](#) RTC_CTRL[5]=1, an alarm event ([Table 7-108](#) EVENT1[4]) is generated. If [Table 7-115](#) IRQ_EN1[4]=1, an interrupt is also triggered (INT pin pulled low) until the host clears E_ALARM or IRQ_EN_ALARM.
2. If [Table 7-33](#) RTC_CTRL[6]=1, a TICK event ([Table 7-108](#) EVENT1[5]) is generated. If [Table 7-115](#) IRQ_EN1=1, an interrupt is also triggered (INT pin pulled low) until the host clears E_TICK or IRQ_EN_TICK.

TICK events are periodic and can be configured to trigger every 1 s or 1 min ([Table 7-33](#) RTC_CTRL[4]). Clearing E_TICK does not stop the periodic trigger; only setting TICK_EN=0 disables the periodic event. Alarm and TICK events can be masked for specific calendar units to generate events only during selected time periods:

1. MASK_ALARM_Y through MASK_ALARM_S correspond to year, month, day, hour, minute, and second mask bits.
2. Setting a mask bit to 1 disables matching of the corresponding RTC_ALARM_Y through RTC_ALARM_S unit.

In shutdown mode, RTC alarm and TICK events can serve as power-on sources.

In sleep mode, RTC alarm and TICK events can serve as wake-up sources.

6.14.3. Second Counting

Registers [Table 7-29](#) RTC_SECOND_A through [Table 7-32](#) RTC_SECOND_D form a 32-bit second counter. When RTC_EN=1, the counter starts; otherwise, the second counter is cleared.

7. Registers

7.1. Register Attribute Definitions

The basic attributes of registers are defined in Table 7-1. Special attribute modifiers for certain registers are defined in Table 7-2.

Table 7-1 Register Base Attributes

Attribute	Abbreviation	Description
Read Only	R	Bit can be read by software, write has no effect.
Read/Write	RW	Bit can be read and written by software.
Write Only	W	Bit can only be written by software.
Reserved	RV	Bit is reserved and cannot be modified by software.

Table 7-2 Register Attribute Modifiers

Attribute	Abbreviation	Description
Write 1 Only	IO	Bit can only be written with 1 by software; writing 0 has no effect.
Protected	P	Bit is protected by the unlock register Table 7-128 MTP_KEY. Without writing the unlock sequence to the register, this bit cannot be modified by software.
MTP Loaded	E	Bit can be modified through MTP.

7.2. Register Map

7.2.1. Register Map Overview

Table 7-3 Register Map

Module	Table Name	Register Address (hex)	Attribute	Description
GPIO	Table 7-4	0x00	R	GPIO input data register
GPIO	Table 7-5	0x01	RW	GPIO output data register; active level configuration
GPIO	Table 7-6	0x02	RWE	GPIO0–GPIO2 pull-up / pull-down configuration
GPIO	Table 7-7	0x03	RWE	GPIO3–GPIO5 pull-up / pull-down configuration
GPIO	Table 7-8	0x04	RW	GPIO debounce enable and debounce time configuration
GPIO	Table 7-9	0x05	RW	GPIO open-drain configuration

Module	Table Name	Register Address (hex)	Attribute	Description
GPIO	Table 7-10	0x06	RWE	GPIO0–GPIO2 interrupt type configuration
GPIO	Table 7-11	0x07	RWE	GPIO3–GPIO5 interrupt type configuration
GPIO	Table 7-12	0x08	RWE	GPIO0–GPIO2 mode configuration
GPIO	Table 7-13	0x09	RWE	GPIO3–GPIO5 mode configuration
GPIO	Table 7-14	0x0A	RWE	GPIO0–GPIO1 alternate function selection
GPIO	Table 7-15	0x0B	RWE	GPIO2–GPIO3 alternate function selection
GPIO	Table 7-16	0x0C	RWE	GPIO4–GPIO5 alternate function selection
RTC	Table 7-17	0x0D	RW	RTC seconds counter register
RTC	Table 7-18	0x0E	RW	RTC minutes counter register
RTC	Table 7-19	0x0F	RW	RTC hours counter register
RTC	Table 7-20	0x10	RW	RTC days counter register
RTC	Table 7-21	0x11	RW	RTC months counter register
RTC	Table 7-22	0x12	RW	RTC years counter register
RTC	Table 7-23	0x13	RW	RTC alarm seconds setting
RTC	Table 7-24	0x14	RW	RTC alarm minutes setting
RTC	Table 7-25	0x15	RW	RTC alarm hours setting
RTC	Table 7-26	0x16	RW	RTC alarm days setting
RTC	Table 7-27	0x17	RW	RTC alarm months setting
RTC	Table 7-28	0x18	RW	RTC alarm years setting
RTC	Table 7-29	0x19	R	RTC second counter [7:0]
RTC	Table 7-30	0x1A	R	RTC second counter [15:8]
RTC	Table 7-31	0x1B	R	RTC second counter [23:16]
RTC	Table 7-32	0x1C	R	RTC second counter [31:24]
RTC	Table 7-33	0x1D	RWE	RTC control register
ADC	Table 7-34	0x1E	RW	ADC control register
ADC	Table 7-35	0x1F	RW	ADC configuration register 0
ADC	Table 7-36	0x20	RW	ADC configuration register 1
ADC	Table 7-37	0x21	RW	ADC configuration register 2
ADC	Table 7-38	0x22	RW	ADC automatic scan channel selection
ADC	Table 7-39	0x23	RW	Manual scan channel selection for ADC channel 0
ADC	Table 7-40	0x24	RW	Manual scan channel selection for ADC channel 0

Module	Table Name	Register Address (hex)	Attribute	Description
ADC	Table 7-41	0x25	RW	Manual scan channel selection for ADC channel 0
ADC	Table 7-42	0x26	R	ADC channel 0 manual conversion result [11:4]
ADC	Table 7-43	0x27	R	ADC channel 0 manual conversion result [3:0]
ADC	Table 7-44	0x28	R	Junction temperature auto conversion result (8 MSBs)
ADC	Table 7-45	0x29	R	Junction temperature auto conversion result (4 LSBs)
ADC	Table 7-46	0x2A	R	ADCIN0 auto conversion result (8 MSBs)
ADC	Table 7-47	0x2B	R	ADCIN0 auto conversion result (4 LSBs)
ADC	Table 7-48	0x2C	R	ADCIN1 auto conversion result (8 MSBs)
ADC	Table 7-49	0x2D	R	ADCIN1 auto conversion result (4 LSBs)
ADC	Table 7-50	0x2E	R	ADCIN2 auto conversion result (8 MSBs)
ADC	Table 7-51	0x2F	R	ADCIN2 auto conversion result (4 LSBs)
ADC	Table 7-52	0x30	R	ADCIN3 auto conversion result (8 MSBs)
ADC	Table 7-53	0x31	R	ADCIN3 auto conversion result (4 LSBs)
ADC	Table 7-54	0x32	R	ADCIN4 auto conversion result (8 MSBs)
ADC	Table 7-55	0x33	R	ADCIN4 auto conversion result (4 LSBs)
ADC	Table 7-56	0x34	R	ADCIN5 auto conversion result (8 MSBs)
ADC	Table 7-57	0x35	R	ADCIN5 auto conversion result (4 LSBs)
ADC	Table 7-58	0x36	RW	Junction temperature high threshold (8 MSBs)
ADC	Table 7-59	0x37	RW	Junction temperature low threshold (8 MSBs)
ADC	Table 7-60	0x38	RW	ADCIN0 high threshold (8 MSBs)
ADC	Table 7-61	0x39	RW	ADCIN0 low threshold (8 MSBs)
ADC	Table 7-62	0x3A	RW	ADCIN1 high threshold (8 MSBs)
ADC	Table 7-63	0x3B	RW	ADCIN1 low threshold (8 MSBs)
ADC	Table 7-64	0x3C	RW	ADCIN2 high threshold (8 MSBs)
ADC	Table 7-65	0x3D	RW	ADCIN2 low threshold (8 MSBs)
ADC	Table 7-66	0x3E	RW	ADCIN3 high threshold (8 MSBs)
ADC	Table 7-67	0x3F	RW	ADCIN3 low threshold (8 MSBs)
ADC	Table 7-68	0x40	RW	ADCIN4 high threshold (8 MSBs)

Module	Table Name	Register Address (hex)	Attribute	Description
ADC	Table 7-69	0x44	RW	ADCIN4 low threshold (8 MSBs)
ADC	Table 7-70	0x42	RW	ADCIN5 high threshold (8 MSBs)
ADC	Table 7-71	0x43	RW	ADCIN5 low threshold (8 MSBs)
WDT	Table 7-72	0x44	RW	Watchdog control register
Battery Charge	Table 7-73	0x45	RW	Battery charging control register
Power Control	Table 7-74	0x46	RWE	Power rail configuration register
Power Control	Table 7-75	0x47 + 3×n	RWE	BUCKn control register, n = 0–5
Power Control	Table 7-76	0x48 + 3×n	RWE	BUCK output voltage setting
Power Control	Table 7-77	0x49 + 3×n	RWE	BUCK sleep voltage setting
Power Control	Table 7-78	0x59	RW	Load switch control register
Power Control	Table 7-79	0x5A	RE	AON LDO control register
Power Control	Table 7-80	0x5B	RWE	ALDO control register
Power Control	Table 7-81	0x5C	RWE	ALDO voltage setting
Power Control	Table 7-82	0x5D	RWE	ALDO sleep voltage setting
Power Control	Table 7-83	0x67	RWE	DLDO control register
Power Control	Table 7-84	0x68	RWE	DLDO voltage setting
Power Control	Table 7-85	0x69	RWE	DLDO sleep voltage setting
Power Control	Table 7-86	0x7C	RWE	Power control register 0
Power Control	Table 7-87	0x7D	RWE	Power control register 1
Power Control	Table 7-88	0x7E	RWE	Power control register 2
Power Control	Table 7-89	0x7F	R	Power status register 0
Power Control	Table 7-90	0x80	R	Power status register 1
Power Control	Table 7-91	0x81	RWE	Power key timing configuration
Power Control	Table 7-92	0x82	RWE	Power sequencing timing configuration
Power Control	Table 7-93	0x83	RE	Power rail SLOT ID configuration
Power Control	Table 7-94	0x84	RE	Power rail SLOT ID configuration
Power Control	Table 7-95	0x85	RE	Power rail SLOT ID configuration
Power Control	Table 7-96	0x86	RE	Power rail SLOT ID configuration
Power Control	Table 7-97	0x87	RE	Power rail SLOT ID configuration
Power Control	Table 7-98	0x88	RE	Power rail SLOT ID configuration
Power Control	Table 7-99	0x89	RE	Power rail SLOT ID configuration
Power Control	Table 7-100	0x8A	RIO	BUCK over-voltage event
Power Control	Table 7-101	0x8B	RE	Power rail SLOT ID configuration

Module	Table Name	Register Address (hex)	Attribute	Description
Power Control	Table 7-102	0x8C	RE	EXT_EN SLOT ID configuration
Power Control	Table 7-103	0x8D	RE	EXT_EN SLOT ID configuration
Power Control	Table 7-104	0x8E	RE	EXT_EN SLOT ID configuration
Power Control	Table 7-105	0x8F	RWE	EXT_EN software enable control
Power Control	Table 7-106	0x90	RWE	EXT_EN sleep sequence control
Event	Table 7-107	0x91	RIO	PMIC system events
Event	Table 7-108	0x92	RIO	PMIC system events
Event	Table 7-109	0x93	RIO	PMIC system events
Event	Table 7-110	0x94	RIO	BUCK over-voltage event
Event	Table 7-111	0x95	RIO	BUCK under-voltage event
Event	Table 7-112	0x96	RIO	BUCK short/open-circuit event
Event	Table 7-113	0x97	RIO	Power key event
Interrupt Enable	Table 7-114	0x98	RW	PMIC system interrupt enable
Interrupt Enable	Table 7-115	0x99	RW	PMIC system interrupt enable
Interrupt Enable	Table 7-116	0x9A	RW	PMIC system interrupt enable
Interrupt Enable	Table 7-117	0x9B	RW	BUCK over-voltage interrupt enable
Interrupt Enable	Table 7-118	0x9C	RW	BUCK under-voltage interrupt enable
Interrupt Enable	Table 7-119	0x9D	RW	BUCK short/open-circuit interrupt enable
Interrupt Enable	Table 7-120	0x9E	RWE	Power key interrupt enable
Protection Enable	Table 7-121	0x9F	RWE	System fault protection enable
ID	Table 7-122	0xA0	RE	Device ID
ID	Table 7-123	0xA1	RE	Version ID
ID	Table 7-124	0xA2	RE	Customer ID
System Configuration	Table 7-125	0xA3	RE	System configuration register 0
System Configuration	Table 7-126	0xA4	RE	System configuration register 1
System Configuration	Table 7-127	0xA5	RE	System configuration register 2
MTP	Table 7-128	0xA6	RW	MTP unlock register
MTP	Table 7-129	0xA7	RWP	MTP address register
MTP	Table 7-130	0xA8	RWP	MTP read/write data register
MTP	Table 7-131	0xA9	RWP	MTP configuration register
MTP	Table 7-132	0xAA	RWP	MTP control register

7.2.2. Register Description

Table 7-4 GPIO_IDR

Addr	Bits	Field Name	Attr	Default	Description
0x00	7:6	Reserved	RV	0	Reserved
0x00	5	GPIO5_IDR	R	0x0	GPIO5 input value
0x00	4	GPIO4_IDR	R	0x0	GPIO4 input value
0x00	3	GPIO3_IDR	R	0x0	GPIO3 input value
0x00	2	GPIO2_IDR	R	0x0	GPIO2 input value
0x00	1	GPIO1_IDR	R	0x0	GPIO1 input value
0x00	0	GPIO0_IDR	R	0x0	GPIO0 input value

Table 7-5 GPIO_ODR

Addr	Bits	Field Name	Attr	Default	Description
0x01	7:6	Reserved	RV	0	Reserved
0x01	5	GPIO5_ODR	RWE	0x0	When configured as GPIO output, this bit defines the output data. When configured for an alternate function, this bit defines the active polarity. - 0: Output low level / Active polarity is low - 1: Output high level / Active polarity is high
0x01	4	GPIO4_ODR	RWE	0x0	
0x01	3	GPIO3_ODR	RWE	0x0	
0x01	2	GPIO2_ODR	RWE	0x0	
0x01	1	GPIO1_ODR	RWE	0x0	
0x01	0	GPIO0_ODR	RWE	0x0	

Table 7-6 GPIO_PUPD0

Addr	Bits	Field Name	Attr	Default	Description
0x02	7:6	Reserved	RV	0	Reserved
0x02	5:4	GPIO2_PUPD	RWE	0x0	GPIO2 pull-up / pull-down configuration: -00: No operation -01: Pull-up enabled -10: Pull-down enabled -1x: Invalid
0x02	3:2	GPIO1_PUPD	RWE	0x0	GPIO1 pull-up / pull-down configuration: -00: No operation -01: Pull-up enabled -10: Pull-down enabled -1x: Invalid

Addr	Bits	Field Name	Attr	Default	Description
0x02	1:0	GPIO0_PUPD	RWE	0x0	GPIO0 pull-up / pull-down configuration: -00: No operation -01: Pull-up enabled -10: Pull-down enabled -1x: Invalid

Table 7-7 GPIO_PUPD1

Addr	Bits	Field Name	Attr	Default	Description
0x03	7:6	Reserved	RV	0	Reserved
0x03	5:4	GPIO5_PUPD	RWE	0x0	GPIO5 pull-up / pull-down configuration: -00: No operation -01: Pull-up enabled -10: Pull-down enabled -1x: Invalid
0x03	3:2	GPIO4_PUPD	RWE	0x0	GPIO4 pull-up / pull-down configuration: -00: No operation -01: Pull-up enabled -10: Pull-down enabled -1x: Invalid
0x03	1:0	GPIO3_PUPD	RWE	0x0	GPIO3 pull-up / pull-down configuration: -00: No operation -01: Pull-up enabled -10: Pull-down enabled -1x: Invalid

Table 7-8 GPIO_DEB_EN

Addr	Bits	Field Name	Attr	Default	Description
0x04	7:6	GPIO_DEB_TIME	RW	0x0	GPIO0–GPIO5 debounce time selection: - 00: 100 μ s - 01: 375 μ s - 10: 750 μ s - 11: 1.5 ms
0x04	5	GPIO5_DEB_EN	RW	0x0	GPIO5 debounce enable: - 0: Disabled - 1: Enabled
0x04	4	GPIO4_DEB_EN	RW	0x0	GPIO4 debounce enable: - 0: Disabled - 1: Enabled
0x04	3	GPIO3_DEB_EN	RW	0x0	GPIO3 debounce enable: - 0: Disabled - 1: Enabled

Addr	Bits	Field Name	Attr	Default	Description
0x04	2	GPIO2_DEB_EN	RW	0x0	GPIO2 debounce enable: - 0: Disabled - 1: Enabled
0x04	1	GPIO1_DEB_EN	RW	0x0	GPIO1 debounce enable: - 0: Disabled - 1: Enabled
0x04	0	GPIO0_DEB_EN	RW	0x0	GPIO0 debounce enable: - 0: Disabled - 1: Enabled

Table 7-9 GPIO_OD

Addr	Bits	Field Name	Attr	Default	Description
0x05	7:6	Reserved	RV	0	Reserved
0x05	5	GPIO5_OD	RW	0x0	GPIO5 open-drain output configuration: - 0: Push-pull output - 1: Open-drain output
0x05	4	GPIO4_OD	RW	0x0	GPIO4 open-drain output configuration: - 0: Push-pull output - 1: Open-drain output
0x05	3	GPIO3_OD	RW	0x0	GPIO3 open-drain output configuration: - 0: Push-pull output - 1: Open-drain output
0x05	2	GPIO2_OD	RW	0x0	GPIO2 open-drain output configuration: - 0: Push-pull output - 1: Open-drain output
0x05	1	GPIO1_OD	RW	0x0	GPIO1 open-drain output configuration: - 0: Push-pull output - 1: Open-drain output
0x05	0	GPIO0_OD	RW	0x0	GPIO0 open-drain output configuration: - 0: Push-pull output - 1: Open-drain output

Table 7-10 GPIO_ITYPE0

Addr	Bits	Field Name	Attr	Default	Description
0x06	7:6	Reserved	RV	0	Reserved
0x06	5:4	GPIO2_ITYPE	RWE	0x0	GPIO2 interrupt type: 00: Rising-edge triggered 01: Falling-edge triggered 10: High-level triggered 11: Low-level triggered

Addr	Bits	Field Name	Attr	Default	Description
0x06	3:2	GPIO1_ITYPE	RWE	0x0	GPIO1 interrupt type: 00: Rising-edge triggered 01: Falling-edge triggered 10: High-level triggered 11: Low-level triggered
0x06	1:0	GPIO0_ITYPE	RWE	0x0	GPIO0 interrupt type: 00: Rising-edge triggered 01: Falling-edge triggered 10: High-level triggered 11: Low-level triggered

Table 7-11 GPIO_ITYPE1

Addr	Bits	Field Name	Attr	Default	Description
0x07	7:6	Reserved	RV	0	Reserved
0x07	5:4	GPIO5_ITYPE	RWE	0x0	GPIO5 interrupt type: 00: Rising-edge triggered 01: Falling-edge triggered 10: High-level triggered 11: Low-level triggered
0x07	3:2	GPIO4_ITYPE	RWE	0x0	GPIO4 interrupt type: 00: Rising-edge triggered 01: Falling-edge triggered 10: High-level triggered 11: Low-level triggered
0x07	1:0	GPIO3_ITYPE	RWE	0x0	GPIO3 interrupt type: 00: Rising-edge triggered 01: Falling-edge triggered 10: High-level triggered 11: Low-level triggered

Table 7-12 GPIO_MODE0

Addr	Bits	Field Name	Attr	Default	Description
0x08	7:6	Reserved	RV	0	Reserved
0x08	5:4	GPIO2_MODE	RWE	0x0	GPIO2 mode selection: 00: Input mode 01: Output mode 1x: Alternate (multiplexed) function mode
0x08	3:2	GPIO1_MODE	RWE	0x0	GPIO1 mode selection: 00: Input mode 01: Output mode 1x: Alternate (multiplexed) function mode

Addr	Bits	Field Name	Attr	Default	Description
0x08	1:0	GPIO0_MODE	RWE	0x0	GPIO0 mode selection: 00: Input mode 01: Output mode 1x: Alternate (multiplexed) function mode

Table 7-13 GPIO_MODE1

Addr	Bits	Field Name	Attr	Default	Description
0x09	7:6	Reserved	RV	0	Reserved
0x09	5:4	GPIO5_MODE	RWE	0x0	GPIO5 mode selection: 00: Input mode 01: Output mode 1x: Alternate (multiplexed) function mode
0x09	3:2	GPIO4_MODE	RWE	0x0	GPIO4 mode selection: 00: Input mode 01: Output mode 1x: Alternate (multiplexed) function mode
0x09	1:0	GPIO3_MODE	RWE	0x0	GPIO3 mode selection: 00: Input mode 01: Output mode 1x: Alternate (multiplexed) function mode

Table 7-14 GPIO_AF01

Addr	Bits	Field Name	Attr	Default	Description
0x0A	7:6	Reserved	RV	0	Reserved
0x0A	5:3	GPIO1_AFR	RWE	0x0	GPIO1 alternate function selection: 000: External power enable output (EXT_EN) 001: External power-up sequence control input (PWRCTRL) 010: External sleep / wake-up control input (Sleep/Wakeup) 011: External reset control input (nReset) 1xx: ADC input (ADCIN)
0x0A	2:0	GPIO0_AFR	RWE	0x0	GPIO0 alternate function selection: 000: External power enable output (EXT_EN) 001: External power-up sequence control input (PWRCTRL) 010: External sleep / wake-up control input (Sleep/Wakeup) 011: External reset control input (nReset) 1xx: ADC input (ADCIN)

Table 7-15 GPIO_AF23

Addr	Bits	Field Name	Attr	Default	Description
0x0B	7:6	Reserved	RV	0	Reserved
0x0B	5:3	GPIO3_AFR	RWE	0x0	GPIO3 alternate function selection: 000: External power enable output (EXT_EN) 001: External power-up sequence control input (PWRCTRL) 010: External sleep / wake-up control input (Sleep/Wakeup) 011: External reset control input (nReset) 1xx: ADC input (ADCIN)
0x0B	2:0	GPIO2_AFR	RWE	0x0	GPIO2 alternate function selection: 000: External power enable output (EXT_EN) 001: External power-up sequence control input (PWRCTRL) 010: External sleep / wake-up control input (Sleep/Wakeup) 011: External reset control input (nReset) 1xx: ADC input (ADCIN)

Table 7-16 GPIO_AF45

Addr	Bits	Field Name	Attr	Default	Description
0x0C	7:6	Reserved	RV	0	Reserved
0x0C	5:3	GPIO5_AFR	RWE	0x0	GPIO5 alternate function selection: 000: External power enable output (EXT_EN) 001: External power-up sequence control input (PWRCTRL) 010: External sleep / wake-up control input (Sleep/Wakeup) 011: External reset control input (nReset) 1xx: ADC input (ADCIN)
0x0C	2:0	GPIO4_AFR	RWE	0x0	GPIO4 alternate function selection: 000: External power enable output (EXT_EN) 001: External power-up sequence control input (PWRCTRL) 010: External sleep / wake-up control input (Sleep/Wakeup) 011: External reset control input (nReset) 1xx: ADC input (ADCIN)

Table 7-17 RTC_COUNT_S

Addr	Bits	Field Name	Attr	Default	Description
0x0D	7:6	Reserved	RV	0	Reserved
0x0D	5:0	COUNT_S	RW	0x00	RTC seconds read register. Reading this register latches the current calendar values into COUNT_S through COUNT_Y.

Table 7-18 RTC_COUNT_MI

Addr	Bits	Field Name	Attr	Default	Description
0x0E	7:6	Reserved	RV	0	Reserved
0x0E	5:0	COUNT_MI	RW	0x00	RTC minutes read register. Reading this register returns the current minutes value.

Table 7-19 RTC_COUNT_H

Addr	Bits	Field Name	Attr	Default	Description
0xF	7:5	Reserved	RV	0	Reserved
0xF	4:0	COUNT_H	RW	0x00	RTC hours read register. Reading this register returns the current hour value.

Table 7-20 RTC_COUNT_D

Addr	Bits	Field Name	Attr	Default	Description
0x10	7:5	Reserved	RV	0	Reserved
0x10	4:0	COUNT_D	RW	0x00	RTC days read register. Reading this register returns the current day value.

Table 7-21 RTC_COUNT_MO

Addr	Bits	Field Name	Attr	Default	Description
0x11	7:4	Reserved	RV	0	Reserved
0x11	3:0	COUNT_MO	RW	0x00	RTC months read register. Reading this register returns the current month value.

Table 7-22 RTC_COUNT_Y

Addr	Bits	Field Name	Attr	Default	Description
0x12	7:6	Reserved	RV	0	Reserved
0x12	5:0	COUNT_Y	RW	0x00	RTC years read/write register. Writing to this register updates the calendar counter with the current COUNT_S ~ COUNT_Y values, and resets RTC_SECOND_A ~ RTC_SECOND_D.

Table 7-23 RTC_ALARM_S

Addr	Bits	Field Name	Attr	Default	Description
0x13	7	MASK_ALARM_S	RW	0x0	ALARM_S match mask: 0: not masked 1: masked
0x13	6	Reserved	RV	0	Reserved
0x13	5:0	ALARM_S	RW	0x00	RTC_ALARM seconds setting, range 0x00 ~ 0x3B

Table 7-24 RTC_ALARM_MI

Addr	Bits	Field Name	Attr	Default	Description
0x14	7	MASK_ALARM_MI	RW	0x0	ALARM_MI match mask: 0: not masked 1: masked
0x14	6	Reserved	RV	0	Reserved
0x14	5:0	ALARM_MI	RW	0x00	RTC_ALARM minutes setting, range 0x00 ~ 0x3B

Table 7-25 RTC_ALARM_H

Addr	Bits	Field Name	Attr	Default	Description
0x15	7	MASK_ALARM_H	RW	0x0	ALARM_H match mask: 0: not masked 1: masked
0x15	6:5	Reserved	RV	0	Reserved
0x15	4:0	ALARM_H	RW	0x00	RTC_ALARM hours setting, range 0x00 ~ 0x17

Table 7-26 RTC_ALARM_D

Addr	Bits	Field Name	Attr	Default	Description
0x16	7	MASK_ALARM_D	RW	0x0	ALARM_D match mask: 0: not masked 1: masked
0x16	6:5	Reserved	RV	0	Reserved
0x16	4:0	ALARM_D	RW	0x00	RTC_ALARM days setting, range 0x00 ~ 0x1F

Table 7-27 RTC_ALARM_MO

Addr	Bits	Field Name	Attr	Default	Description
0x17	7	MASK_ALARM_MO	RW	0x0	ALARM_MO match mask: 0: not masked 1: masked
0x17	6:4	Reserved	RV	0	Reserved

Addr	Bits	Field Name	Attr	Default	Description
0x17	3:0	ALARM_MO	RW	0x00	RTC_ALARM months setting, range 0x00 ~ 0x0C

Table 7-28 RTC_ALARM_Y

Addr	Bits	Field Name	Attr	Default	Description
0x18	7	MASK_ALARM_Y	RW	0x0	ALARM_Y match mask: 0: not masked 1: masked
0x18	6	Reserved	RV	0	Reserved
0x18	5:0	ALARM_Y	RW	0x00	RTC_ALARM years setting, range 0x00 ~ 0x3F

Table 7-29 RTC_SECOND_A

Addr	Bits	Field Name	Attr	Default	Description
0x19	7:0	SECOND_A	R	0x00	RTC seconds counter [7:0]. Reading this register updates the current 32-bit seconds counter value into SECOND_A ~ SECOND_D.

Table 7-30 RTC_SECOND_B

Addr	Bits	Field Name	Attr	Default	Description
0x1A	7:0	SECOND_B	R	0x00	RTC seconds counter [15:8].

Table 7-31 RTC_SECOND_C

Addr	Bits	Field Name	Attr	Default	Description
0x1B	7:0	SECOND_C	R	0x00	RTC seconds counter [23:16].

Table 7-32 RTC_SECOND_D

Addr	Bits	Field Name	Attr	Default	Description
0x1C	7:0	SECOND_D	R	0x00	RTC seconds counter [31:24].

Table 7-33 RTC_CTRL

Addr	Bits	Field Name	Attr	Default	Description
0x1D	7	Reserved	RV	0	Reserved
	6	TICK_EN(*1)	RW	0x0	TICK enable: 0: disable 1: enable
	5	ALARM_EN(*1)	RW	0x0	ALARM enable: 0: disable 1: enable

Addr	Bits	Field Name	Attr	Default	Description
	4	TICK_TYPE(*1)	RW	0x0	TICK period select: 0: 1s 1: 1min
	3	RTC_CLK_SEL(*1)	RW	0x0	RTC clock select: 0: internal 32kHz 1: external crystal
	2	RTC_EN(*1)	RW	0x0	RTC enable: 0: disable, 1: enable
	1	OUT_32K_EN(*2)	RWE	0x0	RTC clock output enable: 0: disable 1: enable
	0	CRYSTAL_EN(*3)	RWE	0x0	External crystal enable: 0: disable 1: enable

Notes:

(*1) Values remain unchanged in shutdown mode

(*2) On entering shutdown mode = 0, restored from MTP on boot event

(*3) On entering shutdown mode, restored from MTP on boot event

Table 7-34 ADC_CTRL(*1)

Addr	Bits	Field Name	Attr	Default	Description
0x1E	7:2	Reserved	RV	0	Reserved
	1	ADC_GO(*2)	RW	0	ADC conversion start bit: 0 = conversion done/not started 1 = conversion in progress.
	0	ADC_EN	RW	0	ADC enable: 0 = disable, 1 = enable

Notes:

(*1) Default restored on entering shutdown mode

(*2) In manual mode, set to 1 and cleared by hardware after each conversion; in auto mode, software clears to stop conversions; clearing during conversion stops it immediately.

Table 7-35 ADC_CFG0(*1)

Addr	Bits	Field Name	Attr	Default	Description
0x1F	7	Reserved	RV	0	Reserved
	6	ADCTJ_DEB_EN(*1)	RW	0x0	ADC junction temperature threshold interrupt debounce: 0 = disable 1 = enable
	5	ADCIN5_DEB_EN(*1)	RW	0x0	ADCIN5 interrupt debounce: 0: disable 1: enable
	4	ADCIN4_DEB_EN(*1)	RW	0x0	ADCIN4 interrupt debounce: 0: disable 1: enable
	3	ADCIN3_DEB_EN(*1)	RW	0x0	ADCIN3 interrupt debounce: 0: disable 1: enable
	2	ADCIN2_DEB_EN(*1)	RW	0x0	ADCIN2 interrupt debounce: 0: disable 1: enable
	1	ADCIN1_DEB_EN(*1)	RW	0x0	ADCIN1 interrupt debounce: 0: disable 1: enable
	0	ADCIN0_DEB_EN(*1)	RW	0x0	ADCIN0 interrupt debounce: 0: disable 1: enable

Notes:

(*1) Defaults restored on entering shutdown mode

(*2) After ADC_DEB_NUM consecutive conversions exceed or fall below threshold, corresponding flag is set

Table 7-36 ADC_CFG1 (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x20	7	ADC_CHOP_SEL	RW	0x0	ADC chop clock selection: 0: 31.25 kHz 1: 62.5 kHz
	6	ADC_CHOP_EN	RW	0x0	ADC chop enable: 0: disable 1: enable
	5:3	ADC_CHNL_SEL	RW	0x0	ADC manual mode channel select: 000: Channel 0 – Vsys / BUCK / LDO voltage 001: Channel 1 – Tj (internal junction temperature)

Addr	Bits	Field Name	Attr	Default	Description
					010: Channel 2 – GPIO0 as ADC input (ADCIN0) 011: Channel 3 – GPIO1 as ADC input (ADCIN1) 100: Channel 4 – GPIO2 as ADC input (ADCIN2) 101: Channel 5 – GPIO3 as ADC input (ADCIN3) 110: Channel 6 – GPIO4 as ADC input (ADCIN4) 111: Channel 7 – GPIO5 as ADC input (ADCIN5)
	2:0	ADC_SAMP_FREQ	RW	0x0	Auto-scan sampling frequency selection: 000: 100 Hz 001: 781.25 Hz 010: 1.5625 kHz 011: 3.125 kHz 100: 6.25 kHz 101: 12.5 kHz 110: 25 kHz 111: 50 kHz

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-37 ADC_CFG2 (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x21	7	Reserved	RV	0	Reserved
	6:4	ADC_DEB_NUM	RW	0x0	ADC debounce count selection: 000: 2 consecutive triggers 001: 3 consecutive triggers 010: 4 consecutive triggers 011: 5 consecutive triggers 100: 6 consecutive triggers Others: 7 consecutive triggers
	3:2	ADC_VREFH_SEL	RW	0x0	ADC positive reference selection: 00: Internal 01: VCC 10: External 11: Internal + capacitor
	1:0	ADC_REF_SEL	RW	0x0	ADC reference voltage selection: 01: 2 V internal reference 10: 3 V internal reference Others: disable

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-38 ADC_AUTO (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x22	7	Reserved	RV	0	Reserved
	6	AUTO_IN5_EN (*2)	RW	0x0	ADCIN5 auto-sampling enable: 0: disable 1: enable
	5	AUTO_IN4_EN (*2)	RW	0x0	ADCIN4 auto-sampling enable: 0: disable 1: enable
	4	AUTO_IN3_EN (*2)	RW	0x0	ADCIN3 auto-sampling enable: 0: disable 1: enable
	3	AUTO_IN2_EN (*2)	RW	0x0	ADCIN2 auto-sampling enable: 0: disable 1: enable
	2	AUTO_IN1_EN (*2)	RW	0x0	ADCIN1 auto-sampling enable: 0: disable 1: enable
	1	AUTO_IN0_EN (*2)	RW	0x0	ADCIN0 auto-sampling enable: 0: disable 1: enable
	0	AUTO_TJ_EN (*2)	RW	0x0	Junction temperature channel auto-sampling enable: 0: disable 1: enable

Notes:

(*1) Restored to default value when entering shutdown mode.

(*2) If any bit in ADC_AUTO[6:0] is set, the ADC enters automatic scan mode after conversion is started.

Table 7-39 ADC_MAN_EN0 (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x23	7	Reserved	RV	0	Reserved
	6	ADC_VSYS_EN	RW	0x0	VSYS voltage monitoring enable: 0: Monitoring disabled 1: Monitoring enabled
	5	ADC_BUCK6_EN	RW	0x0	BUCK6 output voltage monitoring enable: 0: Disabled 1: Enabled
	4	ADC_BUCK5_EN	RW	0x0	BUCK5 output voltage monitoring enable: 0: Disabled 1: Enabled

Addr	Bits	Field Name	Attr	Default	Description
	3	ADC_BUCK4_EN	RW	0x0	BUCK4 output voltage monitoring enable: 0: Disabled 1: Enabled
	2	ADC_BUCK3_EN	RW	0x0	BUCK3 output voltage monitoring enable: 0: Disabled 1: Enabled
	1	ADC_BUCK2_EN	RW	0x0	BUCK2 output voltage monitoring enable: 0: Disabled 1: Enabled
	0	ADC_BUCK1_EN	RW	0x0	BUCK1 output voltage monitoring enable: 0: Disabled 1: Enabled

Note:

(*1) Restored to default value when entering shutdown mode.

Table 7-40 ADC_MAN_EN1 (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x24	7	ADC_DLDO3_EN (*2)	RW	0x0	DLDO3 output voltage monitoring enable: 0: Disabled 1: Enabled
	6	ADC_DLDO2_EN (*2)	RW	0x0	DLDO2 output voltage monitoring enable: 0: Disabled 1: Enabled
	5	ADC_DLDO1_EN (*2)	RW	0x0	DLDO1 output voltage monitoring enable: 0: Disabled 1: Enabled
	4	ADC_ALDO4_EN (*2)	RW	0x0	ALDO4 output voltage monitoring enable: 0: Disabled 1: Enabled
	3	ADC_ALDO3_EN (*2)	RW	0x0	ALDO3 output voltage monitoring enable: 0: Disabled 1: Enabled

Addr	Bits	Field Name	Attr	Default	Description
	2	ADC_ALDO2_EN (*2)	RW	0x0	ALDO2 output voltage monitoring enable: 0: Disabled 1: Enabled
	1	ADC_ALDO1_EN (*2)	RW	0x0	ALDO1 output voltage monitoring enable: 0: Disabled 1: Enabled
	0	ADC_AONLDO_EN (*2)	RW	0x0	AONLDO output voltage monitoring enable: 0: Disabled 1: Enabled

Notes:

(*1) Restored to default value when entering shutdown mode.

(*2) When no automatic channel is enabled in ADC_AUTO, enabling any channel in ADC_MAN_EN0–ADC_MAN_EN2 causes the ADC to enter manual mode after conversion is started.

Table 7-41 ADC_MAN_EN2 (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x25	7:4	Reserved	RV	0	Reserved
	3	ADC_DLDO7_EN (*2)	RW	0x0	DLDO7 output voltage monitoring enable: 0: Disabled 1: Enabled
	2	ADC_DLDO6_EN (*2)	RW	0x0	DLDO6 output voltage monitoring enable: 0: Disabled 1: Enabled
	1	ADC_DLDO5_EN (*2)	RW	0x0	DLDO5 output voltage monitoring enable: 0: Disabled 1: Enabled
	0	ADC_DLDO4_EN (*2)	RW	0x0	DLDO4 output voltage monitoring enable: 0: Disabled 1: Enabled

Notes:

(*1) Restored to default value when entering shutdown mode.

(*2) When no automatic channel is enabled in ADC_AUTO, enabling any channel in ADC_MAN_EN0–ADC_MAN_EN2 causes the ADC to enter manual mode after conversion is started.

Table 7-42 ADC_MAN_RES_H (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x26	7:0	ADC_RES_H	R	0x00	12-bit ADC manual conversion result (8 MSBs). Reading this register latches the current 12-bit result of the selected manual conversion channel into ADC_MAN_RES_H and ADC_MAN_RES_L, preventing the lower bits from being overwritten by a new conversion and ensuring data consistency.

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-43 ADC_MAN_RES_L (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x27	7:4	ADC_RES_L	R	0x0	12-bit ADC manual conversion result (4 LSBs).
0x27	3:0	Reserved	RV	0	Reserved.

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-44 ADC_TJ_RES_H (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x28	7:0	TJ_RES_H	R	0x00	Junction temperature automatic conversion result (8 MSBs). Reading this register latches the current junction temperature result into ADC_TJ_RES_H and ADC_TJ_RES_L, preventing the lower bits from being overwritten by a new conversion and ensuring data consistency.

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-45 ADC_TJ_RES_L (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x29	7:4	TJ_RES_L	R	0x0	Junction temperature automatic conversion result (4 LSBs).
0x29	3:0	Reserved	RV	0	Reserved.

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-46 ADC_IN0_RES_H (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x2A	7:0	ADCIN0_RES_H	R	0x00	ADCIN0 automatic conversion result (8 MSBs). Reading this register latches the current Channel 0 result into ADC_IN0_RES_H and ADC_IN0_RES_L, preventing the lower bits from being overwritten by a new conversion and ensuring data consistency.

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-47 ADC_IN0_RES_L (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x2B	7:4	ADCIN0_RES_L	R	0x0	ADCIN0 automatic conversion result (4 LSBs).
0x2B	3:0	Reserved	RV	0	Reserved.

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-48 ADC_IN1_RES_H (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x2C	7:0	ADCIN1_RES_H	R	0x0	ADCIN1 automatic conversion result (8 MSBs). Reading this register latches the current Channel 1 result into ADC_IN1_RES_H and ADC_IN1_RES_L, preventing the lower bits from being overwritten by a new conversion and ensuring data consistency.

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-49 ADC_IN1_RES_L (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x2D	7:4	ADCIN1_RES_L	R	0x0	ADCIN1 automatic conversion result (4 LSBs).
0x2D	3:0	Reserved	RV	0	Reserved.

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-50 ADC_IN2_RES_H (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x2E	7:0	ADCIN2_RES_H	R	0x00	ADCIN2 automatic conversion result (8 MSBs). Reading this register latches the current Channel 2 result into ADC_IN2_RES_H and ADC_IN2_RES_L, preventing the lower bits from being overwritten by a new conversion and ensuring data consistency.

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-51 ADC_IN2_RES_L (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x2F	7:4	ADCIN2_RES_L	R	0x0	ADCIN2 automatic conversion result (4 LSBs).
0x2F	3:0	Reserved	RV	0	Reserved.

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-52 ADC_IN3_RES_H (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x30	7:0	ADCIN3_RES_H	R	0x00	ADCIN3 automatic conversion result (8 MSBs). Reading this register latches the current Channel 3 result into ADC_IN3_RES_H and ADC_IN3_RES_L, preventing the lower bits from being overwritten by a new conversion and ensuring data consistency.

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-53 ADC_IN3_RES_L (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x31	7:4	ADCIN3_RES_L	R	0x0	ADCIN3 automatic conversion result (4 LSBs).
0x31	3:0	Reserved	RV	0	Reserved.

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-54 ADC_IN4_RES_H (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x32	7:0	ADCIN4_RES_H	R	0x00	ADCIN4 automatic conversion result (8 MSBs). Reading this register latches the current Channel 4 result into ADC_IN4_RES_H and ADC_IN4_RES_L, preventing the lower bits from being overwritten by a new conversion and ensuring data consistency.

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-55 ADC_IN4_RES_L (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x33	7:4	ADCIN4_RES_L	R	0x0	ADCIN4 automatic conversion result (4 LSBs).
0x33	3:0	Reserved	RV	0	Reserved.

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-56 ADC_IN5_RES_H (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x34	7:0	ADCIN5_RES_H	R	0x00	ADCIN5 automatic conversion result (8 MSBs). Reading this register latches the current Channel 5 result into ADC_IN5_RES_H and ADC_IN5_RES_L, preventing the lower bits from being overwritten by a new conversion and ensuring data consistency.

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-57 ADC_IN5_RES_L (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x35	7:4	ADCIN5_RES_L	R	0x0	ADCIN5 automatic conversion result (5 LSBs).
0x35	3:0	Reserved	RV	0	Reserved.

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-58 ADC_VTH_TJ_H (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x36	7:0	VTH_TJ_H	RW	0x00	Junction temperature monitoring upper threshold setting (8 MSBs).

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-59 ADC_VTH_TJ_L (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x37	7:0	VTH_TJ_L	RW	0x00	Junction temperature monitoring lower threshold setting (8 MSBs).

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-60 ADC_IN0_VTH_H (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x38	7:0	ADCIN0_VTH_H	RW	0x00	ADCIN0 monitoring upper threshold setting (8 MSBs).

Notes:

(*1) Restored to default value when entering shutdown mode.

Table 7-61 ADC_IN0_VTH_L (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x39	7:0	ADCIN0_VTH_L	RW	0x00	ADCIN0 lower threshold setting (8 MSBs)

Note:

(*1) Default value is restored when entering power-down mode.

Table 7-62 ADC_IN1_VTH_H (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x3A	7:0	ADCIN1_VTH_H	RW	0x00	ADCIN1 upper threshold setting (8 MSBs)

Note:

(*1) Default value is restored when entering power-down mode.

Table 7-63 ADC_IN1_VTH_L (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x3B	7:0	ADCIN1_VTH_L	RW	0x00	ADCIN1 lower threshold setting (8 MSBs)

Note:

(*1) Default value is restored when entering power-down mode.

Table 7-64 ADC_IN2_VTH_H (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x3C	7:0	ADCIN2_VTH_H	RW	0x00	ADCIN2 upper threshold setting (8 MSBs)

Note:

(*1) Default value is restored when entering power-down mode.

Table 7-65 ADC_IN2_VTH_L (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x3D	7:0	ADCIN2_VTH_L	RW	0x00	ADCIN2 lower threshold setting (8 MSBs)

Note:

(*1) Default value is restored when entering power-down mode.

Table 7-66 ADC_IN3_VTH_H (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x3E	7:0	ADCIN3_VTH_H	RW	0x00	ADCIN3 upper threshold setting (8 MSBs)

Note:

(*1) Default value is restored when entering power-down mode.

Table 7-67 ADC_IN3_VTH_L (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x3F	7:0	ADCIN3_VTH_L	RW	0x00	ADCIN3 lower threshold setting (8 MSBs)

Note:

(*1) Default value is restored when entering power-down mode.

Table 7-68 ADC_IN4_VTH_H (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x40	7:0	ADCIN4_VTH_H	RW	0x00	ADCIN4 upper threshold setting (8 MSBs)

Note:

(*1) Default value is restored when entering power-down mode.

Table 7-69 ADC_IN4_VTH_L (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x41	7:0	ADCIN4_VTH_L	RW	0x00	ADCIN4 lower threshold setting (8 MSBs)

Note:

(*1) Default value is restored when entering power-down mode.

Table 7-70 ADC_IN5_VTH_H (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x42	7:0	ADCIN5_VTH_H	RW	0x00	ADCIN5 upper threshold setting (8 MSBs)

Note:

(*1) Default value is restored when entering power-down mode.

Table 7-71 ADC_IN5_VTH_L (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x43	7:0	ADCIN5_VTH_L	RW	0x00	ADCIN5 lower threshold setting (8 MSBs)

Note:

(*1) Default value is restored when entering power-down mode.

Table 7-72 WDT_CTRL (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x44	7:4	Reserved	RV	0	Reserved
0x44	3	WDT_EN	RW	0x0	Watchdog enable: 0: Disabled 1: Enabled
0x44	2:1	WDT_SCALE	RW	0x0	Watchdog timeout configuration: 00: 1 s 01: 4 s 10: 8 s 11: 16 s
0x44	0	WDT_FEED	RW	0x0	Watchdog counter clear: Write 1: Clear WDT counter Hardware automatically clears to 0

Note:

(*1) Default value is restored when entering power-down mode.

Table 7-73 BBAT_CTRL (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x45	7:5	Reserved	RV	0	Reserved
0x45	4:3	BCHG_ISET	RW	0x0	Coin-cell charging current setting: 100: 500 μ A 101: 1 mA 110: 2 mA 111: 4 mA
0x45	2:1	BCHG_VSET	RW	0x0	Coin-cell charging voltage setting: 100: 2.8 V 101: 2.9 V 110: 3.0 V 111: 3.1 V
0x45	0	BCHG_EN	RW	0x0	Coin-cell charging enable: 0: Disabled 1: Enabled

Note:

(*1) Default value is restored when entering power-down mode.

Table 7-74 BUCK_LDO_CFG (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x46	7	LDO_PD_EN	RWE	0	LDO pull-down resistor enable: 0: Disabled 1: Enabled When LDO is enabled, this bit has no effect (pull-down disabled); when LDO is disabled, the pull-down resistor is controlled by this bit.
0x46	6	BUCK_PD_EN	RWE	0x0	BUCK pull-down resistor enable: 0: Disabled 1: Enabled When BUCK is enabled, this bit has no effect; when BUCK is disabled, the pull-down resistor is controlled by this bit.
0x46	5	BUCK_DVS_EN	RWE	0x0	BUCK DVS enable: 0: Disabled 1: Enabled DVS is not active during power-up; DVS is applied only during power-on/off and sleep/wake transitions.

Addr	Bits	Field Name	Attr	Default	Description
0x46	4:3	BUCK_DVS_SEL	RWE	0x0	BUCK DVS slew rate selection: 00: 5 mV/μs 01: 10 mV/μs 10: 25 mV/μs 11: 50 mV/μs
0x46	2	BUCK_VSET_CTRL	RWE	0x0	BUCK5/6 VSET pin voltage selection: 0: VSET=VDD: 1.1 V, FLOATING: BUCKx_VOLT, GND: 1.2 V 1: VSET=VDD: 0.6 V, FLOATING: BUCKx_VOLT, GND: 1.5 V
0x46	1	BUCK_34_DUAL	RWE	0x0	BUCK3 and BUCK4 dual-phase mode enable: 0: Disabled 1: Enabled
0x46	0	BUCK_12_DUAL	RWE	0x0	BUCK1 and BUCK2 dual-phase mode enable: 0: Disabled 1: Enabled

Note:

(*1) Value is retained in power-down mode and restored from MTP after a power-on event.

Table 7-75 BUCKx_CTRL (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x47+3xN (*2)	7:6	Reserved	RV	0	Reserved
0x47+3xN (*2)	5:3	BUCKx_GPIO_SEL	RE	0x0	GPIO (PWRCTRL) control of BUCK enable: 000: Not GPIO-controlled 001: GPIO0 010: GPIO1 011: GPIO2 100: GPIO3 101: GPIO4 110: GPIO5 111: Not GPIO-controlled
0x47+3xN (*2)	2	BUCKx_MODE	RWE	0x0	BUCK operating mode: 0: PFM/PWM auto-switch 1: Forced PWM
0x47+3xN (*2)	1	BUCKx_ILIM	RWE	0x0	BUCK current limit selection: 0: BUCK1–2: 5000 mA; BUCK3–6: 3500 mA 1: BUCK1–2: 7500 mA; BUCK3–6: 5000 mA

Addr	Bits	Field Name	Attr	Default	Description
0x47+3xN (*2)	0	BUCKx_EN	RWE	0x0	BUCK enable: 0: Disabled 1: Enabled

Note:

(*1) Value is retained in power-down mode and restored from MTP after a power-on event.

(*2) N = 0 ~ 5, x = 1 ~ 6, corresponding to BUCK1 ~ BUCK6.

Table 7-76 BUCKx_VOLT (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x48+3xN (*2)	7:0	BUCKx_VOLT	RWE	0x00	BUCK output voltage setting (8 MSBs): 0.5 V–1.35 V: 5 mV/step 1.375 V–3.45 V: 25 mV/step 00000000: 0.500 V 00000001: 0.505 V 00000010: 0.510 V ... 11111110: 3.450 V 11111111: Write not allowed

Note:

(*1) Value is retained in power-down mode and restored from MTP after a power-on event.

(*2) N = 0 ~ 5, x = 1 ~ 6, corresponding to BUCK1 ~ BUCK6.

Table 7-77 BUCKx_SLP_VOLT (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x49+3xN (*2)	7:0	BUCKx_SLP_VOLT	RWE	0x00	BUCK sleep-mode output voltage setting (8 MSBs): 0.5 V–1.35 V: 5 mV/step 1.375 V–3.45 V: 25 mV/step 00000000: 0.500 V 00000001: 0.505 V 00000010: 0.510 V ... 11111110: 3.450 V 11111111: 0 V (BUCKx off)

Note:

(*1) Value is retained in power-down mode and restored from MTP after a power-on event.

(*2) N = 0 ~ 5, x = 1 ~ 6, corresponding to BUCK1 ~ BUCK6.

Table 7-78 SWITCH_CTRL (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x59	7:2	Reserved	RV	0	Reserved
0x59	1	SWITCH_PD_EN	RW	0x0	SWITCH pull-down resistor enable: 0: Disabled 1: Enabled When SWITCH_EN is enabled, the pull-down resistor is disabled and this bit has no effect; the pull-down resistor is controlled by this bit only when SWITCH_EN = 0.
0x59	0	SWITCH_EN	RW	0x0	SWITCH enable: 0: Disabled 1: Enabled

Note:

(*1) Default value is restored when entering power-down mode.

Table 7-79 AONLDO_CTRL (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x5A	7:1	AONLDO_VOLT	RE	0x00	AONLDO output voltage setting (7 MSBs): 0.5 V–3.4 V: 25 mV/step 0001011: 0.500 V 0001100: 0.525 V 0001101: 0.550 V ... 1111111: 3.400 V Others: 0.5 V
0x5A	0	Reserved	RV	1	Reserved

Note:

(*1) Value is retained in power-down mode and restored from MTP after a power-on event.

Table 7-80 ALDOx_CTRL (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x5B+3xN (*2)	7:4	Reserved	RV	0	Reserved
0x5B+3xN (*2)	3:1	ALDOx_GPIO_SEL	RE	0x0	GPIO (PWRCTRL) control of ALDOx enable: 000: Not GPIO-controlled 001: GPIO0 010: GPIO1 011: GPIO2 100: GPIO3 101: GPIO4 110: GPIO5 111: Not GPIO-controlled

Addr	Bits	Field Name	Attr	Default	Description
0x5B+3xN (*2)	0	ALDOx_EN	RWE	0x0	ALDOx enable: 0: Disabled 1: Enabled

Note:

(*1) Value is retained in power-down mode and restored from MTP after a power-on event.

(*2) N = 0–3, x = 1–4, corresponding to ALDO1–ALDO4.

Table 7-81 ALDOx_VOLT (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x5C+3xN (*2)	7	Reserved	RV	0	Reserved
0x5C+3xN (*2)	6:0	ALDOx_VOLT	RWE	0x0	ALDOx voltage output level (7 MSBs) 0.5 V ~ 3.4 V, 25 mV/step 0001011: 0.500 V 0001100: 0.525 V 0001101: 0.550 V ... 1111111: 3.400 V others: 0.5 V

Note:

(*1) Value remains unchanged when entering shutdown mode and is restored to the value stored in MTP after a power-on event.

(*2) N: 0 ~ 3, x: 1 ~ 4, corresponding to ALDO1 ~ ALDO4.

Table 7-82 ALDOx_SLP_VOLT (*1)

Addr	Bits	Field Name	Attr	Default	Description
0x5D+3xN (*2)	7	Reserved	RV	0	Reserved
0x5D+3xN (*2)	6:0	ALDOx_SLP_VOLT	RWE	0x0	ALDOx sleep-mode voltage output level (7 MSBs) 0.5 V ~ 3.4 V, 25 mV/step 0001011: 0.500 V 0001100: 0.525 V 0001101: 0.550 V ... 1111111: 3.400 V others: 0.5 V

Note:

(*1) Value remains unchanged when entering shutdown mode and is restored to the value stored in MTP after a power-on event.

(*2) N: 0 ~ 3, x: 1 ~ 4, corresponding to ALDO1 ~ ALDO4.

Table 7-83 DLDOx_CTRL

Addr	Bits	Field Name	Attr	Default	Description
0x67+3xN (*1)	7:4	Reserved	RV	0	Reserved
0x67+3xN (*1)	3:1	DLDOx_GPIO_SEL	RE	0x0	GPIO (PWRCTRL) control of DLDOx enable 000: Not controlled by GPIO 001: Controlled by GPIO0 010: Controlled by GPIO1 011: Controlled by GPIO2 100: Controlled by GPIO3 101: Controlled by GPIO4 110: Controlled by GPIO5 111: Not controlled by GPIO
0x67+3xN (*1)	0	DLDOx_EN	RWE	0x0	DLDOx enable 0: Disable 1: Enable

Note:

(*1) N: 0 ~ 6, x: 1 ~ 7, corresponding to DLDO1 ~ DLDO7.

Table 7-84 DLDOx_VOLT

Addr	Bits	Field Name	Attr	Default	Description
0x68+3xN (*1)	7	Reserved	RV	0	Reserved
0x68+3xN (*1)	6:0	DLDOx_VOLT	RWE	0x0	DLDOx voltage output level (7 MSBs) 0.5 V ~ 3.4 V, 25 mV/step 0001011: 0.500 V 0001100: 0.525 V 0001101: 0.550 V ... 1111111: 3.400 V others: 0.5 V

Note:

(*1) N: 0 ~ 6, x: 1 ~ 7, corresponding to DLDO1 ~ DLDO7.

Table 7-85 DLDOx_SLP_VOLT

Addr	Bits	Field Name	Attr	Default	Description
0x69+3xN (*1)	7	Reserved	RV	0	Reserved
0x69+3xN (*1)	6:0	DLDOx_SLP_VOLT	RWE	0x0	DLDOx sleep-mode voltage output level (7 MSBs) 0.5 V ~ 3.4 V, 25 mV/step 0001011: 0.500 V 0001100: 0.525 V 0001101: 0.550 V ... 1111111: 3.400 V others: 0.5 V

Note:

(*1) N: 0 ~ 6, x: 1 ~ 7, corresponding to DLDO1 ~ DLDO7.

Table 7-86 PWR_CTRL0

Addr	Bits	Field Name	Attr	Default	Description
0x7C	7	WDT_RST_EN	RW	0x0	WDT timeout reset enable 0: Disable 1: Enable
0x7C	6	NRESET_RST_EN	RW	0x0	nRESET pin pull-down triggered reset enable 0: Disable 1: Enable
0x7C	5	PWRCTRL_SHUT_EN	RWE	0x0	PWRCTRL all-bound invalid shutdown enable 0: Disable 1: Enable
0x7C	4	PWRCTRL_STA_EN	RE	0x0	PWRCTRL all-bound valid power-on enable 0: Disable 1: Enable
0x7C	3	RTC_STA_EN	RE	0x0	RTC TICK / ALARM triggered power-on enable 0: Disable 1: Enable
0x7C	2	INT_STA_EN	RE	0x0	INT pin triggered power-on enable 0: Disable 1: Enable
0x7C	1	VSYS_STA_EN	RE	0x0	VSYS rising-edge triggered power-on enable 0: Disable 1: Enable When enabled, the device powers on once VSYS exceeds the configured threshold after initial power-up
0x7C	0	Reserved	RV	1	Reserved

Table 7-87 PWR_CTRL1

Addr	Bits	Field Name	Attr	Default	Description
0x7D	7	SD_LOW_POWER	RW	0x0	Enter standby mode in shutdown state 0: Do not enter 1: Enter In standby mode, internal bandgap and AON LDO are disabled; only PWRKY and RTC wake-up are available
0x7D	6	PG_RST_EN	RWE	0x0	PGOOD pin pull-down triggered reset enable 0: Disable 1: Enable
0x7D	5	PG_PD_EN	RWE	0x0	PGOOD pin pull-down enable during sleep 0: PGOOD not pulled down on sleep event 1: PGOOD pulled down on sleep event
0x7D	4	PG_WAIT_TO	RWE	0x0	Timeout selection for waiting external PGOOD release after power-on 0: 128 ms 1: 1 s
0x7D	3	PG_WAIT_EN	RWE	0x0	Wait for external PGOOD release after PMIC power-on sequence completes 0: Do not wait 1: Wait
0x7D	2	AUTO_BOOT_EN	RWE	0x0	Auto reboot enable after shutdown event 0: No reboot after shutdown 1: Reboot after shutdown
0x7D	1	SLP_WKUP_SEQ	RWE	0x0	Sleep / wake-up sequence selection 0: Direct enter / exit sleep 1: Follow shutdown / power-on sequence
0x7D	0	SD_SEQ	RWE	0x0	Shutdown sequence selection 0: Reverse-order shutdown 1: Fast shutdown

Table 7-88 PWR_CTRL2

Addr	Bits	Field Name	Attr	Default	Description
0x7E	7	SD_RST_TIME	RE	0x0	Dwell time selection when reset enters shutdown mode 0: 200 ms 1: 1 s
0x7E	6	PWRKY_SD_DIS	RWE	0x0	PWRKY shutdown function mask 0: Enable PWRKY shutdown (12 s long-press reset disabled) 1: Disable PWRKY shutdown (12 s long-press reset enabled)

Addr	Bits	Field Name	Attr	Default	Description
0x7E	5	PWRCTRL_SDTO_TIME	RWE	0x0	PWRCTRL timeout selection for shutdown and sleep sequences 0: 128 ms 1: 1 s
0x7E	4	PWRCTRL_WAIT_EN	RWE	0x0	Wait for PWRCTRL during shutdown and sleep sequences 0: Do not wait 1: Wait
0x7E	3	Reserved	RV	0	Reserved
0x7E	2	SW_SD	RW	0x0	Software shutdown 0: No operation 1: Trigger software shutdown (software-triggered, hardware-cleared)
0x7E	1	SW_RST	RW	0x0	Software reset 0: No operation 1: Trigger software reset (software-triggered, hardware-cleared)
0x7E	0	SW_SLP_WKUP	RW	0x0	Software sleep / wake-up Power-on mode: 0: No operation 1: Trigger software sleep (software-triggered, hardware-cleared) Shutdown mode: 0: Trigger software wake-up (software-triggered, hardware-cleared) 1: No operation

Table 7-89 PWR_STS0

Addr	Bits	Field Name	Attr	Default	Description
0x7F	7:5	Reserved	RV	0	Reserved
0x7F	4	FLAG_PWRCTRL_WKUP	R, IO	0x0	Power-on source indicator (cleared by writing 1) 0: Not PWRCTRL all-bound wake-up 1: PWRCTRL all-bound wake-up
0x7F	3	FLAG_PWRKY_WKUP	R, IO	0x0	Power-on source indicator (cleared by writing 1) 0: Not PWRKY long-press wake-up 1: PWRKY long-press power-on wake-up

Addr	Bits	Field Name	Attr	Default	Description
0x7F	2	FLAG_VSYS_WKUP	R, IO	0x0	Power-on source indicator (cleared by writing 1) 0: Not VSYS over-threshold wake-up 1: VSYS over-threshold power-on wake-up
0x7F	1	FLAG_INT_WKUP	R, IO	0x0	Power-on source indicator (cleared by writing 1) 0: Not INT pin wake-up 1: INT pin power-on wake-up
0x7F	0	FLAG_RTC_WKUP	R, IO	0x0	Power-on source indicator (cleared by writing 1) 0: Not RTC wake-up 1: RTC power-on wake-up

Table 7-90 PWR_STS1

Addr	Bits	Field Name	Attr	Default	Description
0x80	7:6	Reserved	RV	0	Reserved
0x80	5	WORK_STS	R	0x0	Operating mode status 0: Power-on mode 1: Shutdown mode
0x80	4	FLAG_PWRCTRL_SHUT	R, IO	0x0	Shutdown source indicator (cleared by writing 1) 0: Not PWRCTRL invalid shutdown 1: PWRCTRL invalid shutdown
0x80	3	FLAG_PWRKY_SHUT	R, IO	0x0	Shutdown source indicator (cleared by writing 1) 0: Not PWRKY long-press shutdown 1: PWRKY long-press shutdown
0x80	2	FLAG_VSYS_SHUT	R, IO	0x0	Shutdown source indicator (cleared by writing 1) 0: Not VSYS low-threshold shutdown 1: VSYS low-threshold shutdown
0x80	1	FLAG_ERR_SHUT	R, IO	0x0	Shutdown source indicator (cleared by writing 1) 0: Not abnormal shutdown 1: Abnormal shutdown Abnormal events include: VSYS over-voltage, chip over-temperature, all buck over-voltage / under-voltage / short-circuit, all LDO over-voltage / under-voltage / short-circuit

Addr	Bits	Field Name	Attr	Default	Description
0x80	0	FLAG_SW_SHUT	R, IO	0x0	Shutdown source indicator (cleared by writing 1) 0: Not software shutdown 1: Software shutdown

Table 7-91 PWR_KEY_TIME

Addr	Bits	Field Name	Attr	Default	Description
0x81	7:6	Reserved	RV	0	Reserved
0x81	5:4	PWRKY_INT_TIME	RWE	0x0	PWR key short-press interrupt time: 00: 0.5 s 01: 1 s 10: 1.5 s 11: 2 s
0x81	3:2	PWRKY_SD_TIME	RWE	0x0	PWR key shutdown time: 00: 4 s 01: 6 s 10: 8 s 11: 10 s
0x81	1:0	PWRKY_STA_TIME	RWE	0x0	PWR key power-on time: 00: 0.5 s 01: 1 s 10: 2 s 11: 3 s

Table 7-92 PWR_SEQ_TIME

Addr	Bits	Field Name	Attr	Default	Description
0x82	7:6	PDN_SEQ_PG_DLY	RWE	0x0	Delay from PGOOD deassertion to start of power rail power-down: 00: 4 ms 01: 16 ms 10: 64 ms 11: 128 ms
0x82	5:4	PUP_SEQ_PG_DLY	RWE	0x0	Delay between completion of all power rails power-up and PGOOD assertion: 00: 4 ms 01: 16 ms 10: 64 ms 11: 128 ms

Addr	Bits	Field Name	Attr	Default	Description
0x82	3:2	PDN_SEQ_SLOT_TIME	RWE	0x0	Power-down interval between power rails: 00: 1 ms 01: 4 ms 10: 8 ms 11: 16 ms
0x82	1:0	PUP_SEQ_SLOT_TIME	RWE	0x0	Power-up interval between power rails: 00: 1 ms 01: 4 ms 10: 8 ms 11: 16 ms

Table 7-93 PWR_SLOT0

Addr	Bits	Field Name	Attr	Default	Description
0x83	7:4	BUCK2_SLOT	RE	0x0	BUCK2 power-up/power-down sequence slot: 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not included in power sequence
0x83	3:0	BUCK1_SLOT	RE	0x0	BUCK1 power-up/power-down sequence slot: 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not included in power sequence

Table 7-94 PWR_SLOT1

Addr	Bits	Field Name	Attr	Default	Description
0x84	7:4	BUCK4_SLOT	RE	0x0	BUCK4 power-up/power-down sequence slot: 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not included in power sequence

Addr	Bits	Field Name	Attr	Default	Description
0x84	3:0	BUCK3_SLOT	RE	0x0	BUCK3 power-up/power-down sequence slot: 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not included in power sequence

Table 7-95 PWR_SLOT2

Addr	Bits	Field Name	Attr	Default	Description
0x85	7:4	BUCK6_SLOT	RE	0x0	BUCK6 power-up/power-down sequence slot: 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not included in power sequence
0x85	3:0	BUCK5_SLOT	RE	0x0	BUCK5 power-up/power-down sequence slot: 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not included in power sequence

Table 7-96 PWR_SLOT3

Addr	Bits	Field Name	Attr	Default	Description
0x86	7:4	ALDO2_SLOT	RE	0x0	ALDO2 power-up/power-down sequence slot: 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not included in power sequence
0x86	3:0	ALDO1_SLOT	RE	0x0	ALDO1 power-up/power-down sequence slot: 0000: Slot 1 0001: Slot 2

Addr	Bits	Field Name	Attr	Default	Description
					... 1101: Slot 14 1110: Slot 15 1111: Not included in power sequence

Table 7-97 PWR_SLOT4

Addr	Bits	Field Name	Attr	Default	Description
0x87	7:4	ALDO4_SLOT	RE	0x0	ALDO4 power-up/power-down sequence slot: 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not included in power sequence
0x87	3:0	ALDO3_SLOT	RE	0x0	ALDO3 power-up/power-down sequence slot: 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not included in power sequence

Table 7-98 PWR_SLOT5

Addr	Bits	Field Name	Attr	Default	Description
0x88	7:4	DLDO2_SLOT	RE	0x0	DLDO2 power-up/power-down sequence slot: 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not included in power sequence
0x88	3:0	DLDO1_SLOT	RE	0x0	DLDO1 power-up/power-down sequence slot: 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not included in power sequence

Table 7-99 PWR_SLOT6

Addr	Bits	Field Name	Attr	Default	Description
0x89	7:4	DLDO4_SLOT	RE	0x0	DLDO4 power-up/power-down sequence slot: 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not included in power sequence
0x89	3:0	DLDO3_SLOT	RE	0x0	DLDO3 power-up/power-down sequence slot: 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not included in power sequence

Table 7-100 PWR_SLOT7

Addr	Bits	Field Name	Attr	Default	Description
0x8A	7:4	DLDO6_SLOT	RE	0x0	DLDO6 power-up/power-down sequence slot: 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not included in power sequence
0x8A	3:0	DLDO5_SLOT	RE	0x0	DLDO5 power-up/power-down sequence slot: 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not included in power sequence

Table 7-101 PWR_SLOT8

Addr	Bits	Field Name	Attr	Default	Description
0x8B	7:4	Reserved	RV	0	Reserved
0x8B	3:0	DLDO7_SLOT	RE	0x0	DLDO7 power-on and power-off sequence slot 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not involved in power-up or power-down sequence

Table 7-102 PWR_SLOT9

Addr	Bits	Field Name	Attr	Default	Description
0x8C	7:4	EXT1_EN_SLOT	RE	0x0	EXT1 power-on and power-off sequence slot 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not involved in power-up or power-down sequence
0x8C	3:0	EXT0_EN_SLOT	RE	0x0	EXT0 power-on and power-off sequence slot 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not involved in power-up or power-down sequence

Table 7-103 PWR_SLOT10

Addr	Bits	Field Name	Attr	Default	Description
0x8D	7:4	EXT3_EN_SLOT	RE	0x0	EXT3 power-on and power-off sequence slot 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not involved in power-up or power-down sequence

Addr	Bits	Field Name	Attr	Default	Description
0x8D	3:0	EXT2_EN_SLOT	RE	0x0	EXT2 power-on and power-off sequence slot 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not involved in power-up or power-down sequence

Table 7-104 PWR_SLOT11

Addr	Bits	Field Name	Attr	Default	Description
0x8E	7:4	EXT5_EN_SLOT	RE	0x0	EXT5 power-on and power-off sequence slot 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not involved in power-up or power-down sequence
0x8E	3:0	EXT4_EN_SLOT	RE	0x0	EXT4 power-on and power-off sequence slot 0000: Slot 1 0001: Slot 2 ... 1101: Slot 14 1110: Slot 15 1111: Not involved in power-up or power-down sequence

Table 7-105 PWR_EXT_EN

Addr	Bits	Field Name	Attr	Default	Description
0x8F	7:6	Reserved	RV	0	Reserved
0x8F	5	EXT5_EN	RWE	0x0	EXT5 software enable bit 0: disable 1: enable
0x8F	4	EXT4_EN	RWE	0x0	EXT4 software enable bit 0: disable 1: enable
0x8F	3	EXT3_EN	RWE	0x0	EXT3 software enable bit 0: disable 1: enable

Addr	Bits	Field Name	Attr	Default	Description
0x8F	2	EXT2_EN	RWE	0x0	EXT2 software enable bit 0: disable 1: enable
0x8F	1	EXT1_EN	RWE	0x0	EXT1 software enable bit 0: disable 1: enable
0x8F	0	EXT0_EN	RWE	0x0	EXT0 software enable bit 0: disable 1: enable

Table 7-106 PWR_EXT_CTRL

Addr	Bits	Field Name	Attr	Default	Description
0x90	7:6	Reserved	RV	0	Reserved
0x90	5	EXT5_SLP_SD	RWE	0x0	EXT5 shutdown control during sleep mode and sleep sequence 0: disable 1: enable
0x90	4	EXT4_SLP_SD	RWE	0x0	EXT4 shutdown control during sleep mode and sleep sequence 0: disable 1: enable
0x90	3	EXT3_SLP_SD	RWE	0x0	EXT3 shutdown control during sleep mode and sleep sequence 0: disable 1: enable
0x90	2	EXT2_SLP_SD	RWE	0x0	EXT2 shutdown control during sleep mode and sleep sequence 0: disable 1: enable
0x90	1	EXT1_SLP_SD	RWE	0x0	EXT1 shutdown control during sleep mode and sleep sequence 0: disable 1: enable
0x90	0	EXT0_SLP_SD	RWE	0x0	EXT0 shutdown control during sleep mode and sleep sequence 0: disable 1: enable

Table 7-107 EVENT0

Addr	Bits	Field Name	Attr	Default	Description
0x91	7:6	Reserved	RV	0	Reserved
0x91	5	E_GPI5	R, IO	0x0	GPI5 valid-level input event or ADCIN5 over/under-threshold event 0: no event 1: event occurred (write 1 to clear)
0x91	4	E_GPI4	R, IO	0x0	GPI4 valid-level input event or ADCIN4 over/under-threshold event 0: no event 1: event occurred (write 1 to clear)
0x91	3	E_GPI3	R, IO	0x0	GPI3 valid-level input event or ADCIN3 over/under-threshold event 0: no event 1: event occurred (write 1 to clear)
0x91	2	E_GPI2	R, IO	0x0	GPI2 valid-level input event or ADCIN2 over/under-threshold event 0: no event 1: event occurred (write 1 to clear)
0x91	1	E_GPI1	R, IO	0x0	GPI1 valid-level input event or ADCIN1 over/under-threshold event 0: no event 1: event occurred (write 1 to clear)
0x91	0	E_GPI0	R, IO	0x0	GPI0 valid-level input event or ADCIN0 over/under-threshold event 0: no event 1: event occurred (write 1 to clear)

Table 7-108 EVENT1

Addr	Bits	Field Name	Attr	Default	Description
0x92	7:6	Reserved	RV	0	Reserved
0x92	5	E_TICK	R, IO	0x0	RTC tick event 0: RTC alarm not reached 1: RTC alarm reached and triggers periodically Write 1 to clear; the next tick event will set this bit again unless TICK_EN is cleared
0x92	4	E_ALARM	R, IO	0x0	RTC alarm event 0: alarm not reached 1: alarm reached (write 1 to clear)
0x92	3	E_WDT_TO	R, IO	0x0	Watchdog timeout event 0: no timeout 1: timeout occurred (write 1 to clear)

Addr	Bits	Field Name	Attr	Default	Description
0x92	2	E_ADC_EOS	R, IO	0x0	ADC auto-sampling sequence complete event 0: sequence not complete 1: sequence completed (write 1 to clear)
0x92	1	E_ADC_EOC	R, IO	0x0	ADC conversion complete event 0: conversion not complete 1: conversion completed (write 1 to clear)
0x92	0	E_ADC_TEMP	R, IO	0x0	ADC channel 1 (junction temperature) over/under-threshold event 0: no event 1: event occurred (write 1 to clear)

Table 7-109 EVENT2

Addr	Bits	Field Name	Attr	Default	Description
0x93	7	Reserved	RV	0	Reserved
0x93	6	E_TEMP_CRIT	R, IO	0x0	Chip critical over-temperature shutdown event 0: no critical event 1: critical shutdown event occurred (write 1 to clear)
0x93	5	E_TEMP_SEVERE	R, IO	0x0	Chip severe over-temperature warning event 0: no severe warning 1: severe warning occurred (write 1 to clear)
0x93	4	E_TEMP_WARN	R, IO	0x0	Chip over-temperature warning event 0: no warning 1: warning occurred (write 1 to clear)
0x93	3	E_SW_SC	R, IO	0x0	SWITCH short-circuit event 0: no short/open circuit 1: short circuit detected (write 1 to clear)
0x93	2	E_LDO_SC	R, IO	0x0	LDO short/open-circuit event 0: no fault 1: at least one LDO fault occurred (write 1 to clear)
0x93	1	E_LDO_UV	R, IO	0x0	LDO undervoltage event 0: no undervoltage 1: undervoltage occurred (write 1 to clear)
0x93	0	E_LDO_OV	R, IO	0x0	LDO overvoltage event 0: no overvoltage 1: overvoltage occurred (write 1 to clear)

Table 7-110 BUCK_EVENT0

Addr	Bits	Field Name	Attr	Default	Description
0x94	7:6	Reserved	RV	0	Reserved
0x94	5	E_BUCK6_OV	R, IO	0x0	BUCK6 overvoltage event 0: no overvoltage 1: overvoltage occurred
0x94	4	E_BUCK5_OV	R, IO	0x0	BUCK5 overvoltage event 0: no overvoltage 1: overvoltage occurred
0x94	3	E_BUCK4_OV	R, IO	0x0	BUCK4 overvoltage event 0: no overvoltage 1: overvoltage occurred
0x94	2	E_BUCK3_OV	R, IO	0x0	BUCK3 overvoltage event 0: no overvoltage 1: overvoltage occurred
0x94	1	E_BUCK2_OV	R, IO	0x0	BUCK2 overvoltage event 0: no overvoltage 1: overvoltage occurred
0x94	0	E_BUCK1_OV	R, IO	0x0	BUCK1 overvoltage event 0: no overvoltage 1: overvoltage occurred

Table 7-111 BUCK_EVNET1

Addr	Bits	Field Name	Attr	Default	Description
0x95	7:6	Reserved	RV	0	Reserved
0x95	5	E_BUCK6_UV	R, IO	0x0	BUCK6 undervoltage event 0: BUCK6 undervoltage not detected 1: BUCK6 undervoltage detected
0x95	4	E_BUCK5_UV	R, IO	0x0	BUCK5 undervoltage event 0: BUCK5 undervoltage not detected 1: BUCK5 undervoltage detected
0x95	3	E_BUCK4_UV	R, IO	0x0	BUCK4 undervoltage event 0: BUCK4 undervoltage not detected 1: BUCK4 undervoltage detected
0x95	2	E_BUCK3_UV	R, IO	0x0	BUCK3 undervoltage event 0: BUCK3 undervoltage not detected 1: BUCK3 undervoltage detected

Addr	Bits	Field Name	Attr	Default	Description
0x95	1	E_BUCK2_UV	R, IO	0x0	BUCK2 undervoltage event 0: BUCK2 undervoltage not detected 1: BUCK2 undervoltage detected
0x95	0	E_BUCK1_UV	R, IO	0x0	BUCK1 undervoltage event 0: BUCK1 undervoltage not detected 1: BUCK1 undervoltage detected

Table 7-112 BUCK_EVNET2

Addr	Bits	Field Name	Attr	Default	Description
0x96	7:6	Reserved	RV	0	Reserved
0x96	5	E_BUCK6_SC	R, IO	0x0	BUCK6 short/open circuit event 0: BUCK6 short/open not detected 1: BUCK6 short/open detected
0x96	4	E_BUCK5_SC	R, IO	0x0	BUCK5 short/open circuit event 0: BUCK5 short/open not detected 1: BUCK5 short/open detected
0x96	3	E_BUCK4_SC	R, IO	0x0	BUCK4 short/open circuit event 0: BUCK4 short/open not detected 1: BUCK4 short/open detected
0x96	2	E_BUCK3_SC	R, IO	0x0	BUCK3 short/open circuit event 0: BUCK3 short/open not detected 1: BUCK3 short/open detected
0x96	1	E_BUCK2_SC	R, IO	0x0	BUCK2 short/open circuit event 0: BUCK2 short/open not detected 1: BUCK2 short/open detected
0x96	0	E_BUCK1_SC	R, IO	0x0	BUCK1 short/open circuit event 0: BUCK1 short/open not detected 1: BUCK1 short/open detected

Table 7-113 PWRKY_EVNET

Addr	Bits	Field Name	Attr	Default	Description
0x97	7:6	Reserved	RV	0	Reserved
0x97	5	E_VSYS_OV	R, IO	0x0	VSYS overvoltage event 0: VSYS overvoltage not detected 1: VSYS overvoltage detected (VSYS > 5.9 V)
0x97	4	E_PWRKY_SDINTR	R, IO	0x0	PWRKY shutdown event 0: Shutdown event not detected 1: Shutdown event detected

Addr	Bits	Field Name	Attr	Default	Description
0x97	3	E_PWRKY_LINTR	R, IO	0x0	PWRKY long-press event 0: Long press not detected 1: Long press detected
0x97	2	E_PWRKY_SINTR	R, IO	0x0	PWRKY short-press event 0: Short press not detected 1: Short press detected
0x97	1	E_PWRKY_FINTR	R, IO	0x0	PWRKY falling-edge event 0: Falling edge not detected 1: Falling edge detected
0x97	0	E_PWRKY_RINTR	R, IO	0x0	PWRKY rising-edge event 0: Rising edge not detected 1: Rising edge detected

Table 7-114 IRQ_EN0

Addr	Bits	Field Name	Attr	Default	Description
0x98	7:6	Reserved	RV	0	Reserved
0x98	5	IRQ_EN_GPI5	RW	0x0	E_GPI5 event interrupt enable 0: disable 1: enable
0x98	4	IRQ_EN_GPI4	RW	0x0	E_GPI4 event interrupt enable 0: disable 1: enable
0x98	3	IRQ_EN_GPI3	RW	0x0	E_GPI3 event interrupt enable 0: disable 1: enable
0x98	2	IRQ_EN_GPI2	RW	0x0	E_GPI2 event interrupt enable 0: disable 1: enable
0x98	1	IRQ_EN_GPI1	RW	0x0	E_GPI1 event interrupt enable 0: disable 1: enable
0x98	0	IRQ_EN_GPI0	RW	0x0	E_GPI0 event interrupt enable 0: disable 1: enable

Table 7-115 IRQ_EN1

Addr	Bits	Field Name	Attr	Default	Description
0x99	7:6	Reserved	RV	0	Reserved
0x99	5	IRQ_EN_TICK	RW	0x0	E_TICK event interrupt enable 0: disable 1: enable

Addr	Bits	Field Name	Attr	Default	Description
0x99	4	IRQ_EN_ALARM	RW	0x0	E_ALARM event interrupt enable 0: disable 1: enable
0x99	3	IRQ_EN_WDT_TO	RW	0x0	E_WDT_TO event interrupt enable 0: disable 1: enable
0x99	2	IRQ_EN_ADC_EOS	RW	0x0	E_ADC_EOS event interrupt enable 0: disable 1: enable
0x99	1	IRQ_EN_ADC_EOC	RW	0x0	E_ADC_EOC event interrupt enable 0: disable 1: enable
0x99	0	IRQ_EN_ADC_TEMP	RW	0x0	E_ADC_TEMP event interrupt enable 0: disable 1: enable

Table 7-116 IRQ_EN2

Addr	Bits	Field Name	Attr	Default	Description
0x9A	7	Reserved	RV	0	Reserved
0x9A	6	IRQ_EN_TEMP_CRIT	RW	0x0	E_TEMP_CRIT event interrupt enable 0: disable 1: enable
0x9A	5	IRQ_EN_TEMP_SEVERE	RW	0x0	E_TEMP_SEVERE event interrupt enable 0: disable 1: enable
0x9A	4	IRQ_EN_TEMP_WARN	RW	0x0	E_TEMP_WARN event interrupt enable 0: disable 1: enable
0x9A	3	IRQ_EN_SW_SC	RW	0x0	E_SW_SC event interrupt enable 0: disable 1: enable
0x9A	2	IRQ_EN_LDO_SC	RW	0x0	E_LDO_SC event interrupt enable 0: disable 1: enable
0x9A	1	IRQ_EN_LDO_UV	RW	0x0	E_LDO_UV event interrupt enable 0: disable 1: enable
0x9A	0	IRQ_EN_LDO_OV	RW	0x0	E_LDO_OV event interrupt enable 0: disable 1: enable

Table 7-117 IRQ_BUCK_EN0

Addr	Bits	Field Name	Attr	Default	Description
0x9B	7:6	Reserved	RV	0	Reserved
0x9B	5	IRQ_EN_BUCK6_OV	RW	0x0	E_BUCK6_OV event interrupt enable 0: disable 1: enable
0x9B	4	IRQ_EN_BUCK5_OV	RW	0x0	E_BUCK5_OV event interrupt enable 0: disable 1: enable
0x9B	3	IRQ_EN_BUCK4_OV	RW	0x0	E_BUCK4_OV event interrupt enable 0: disable 1: enable
0x9B	2	IRQ_EN_BUCK3_OV	RW	0x0	E_BUCK3_OV event interrupt enable 0: disable 1: enable
0x9B	1	IRQ_EN_BUCK2_OV	RW	0x0	E_BUCK2_OV event interrupt enable 0: disable 1: enable
0x9B	0	IRQ_EN_BUCK1_OV	RW	0x0	E_BUCK1_OV event interrupt enable 0: disable 1: enable

Table 7-118 IRQ_BUCK_EN1

Addr	Bits	Field Name	Attr	Default	Description
0x9C	7:6	Reserved	RV	0	Reserved
0x9C	5	IRQ_EN_BUCK6_UV	RW	0x0	E_BUCK6_UV event interrupt enable 0: disable 1: enable
0x9C	4	IRQ_EN_BUCK5_UV	RW	0x0	E_BUCK5_UV event interrupt enable 0: disable 1: enable
0x9C	3	IRQ_EN_BUCK4_UV	RW	0x0	E_BUCK4_UV event interrupt enable 0: disable 1: enable

Addr	Bits	Field Name	Attr	Default	Description
0x9C	2	IRQ_EN_BUCK3_UV	RW	0x0	E_BUCK3_UV event interrupt enable 0: disable 1: enable
0x9C	1	IRQ_EN_BUCK2_UV	RW	0x0	E_BUCK2_UV event interrupt enable 0: disable 1: enable
0x9C	0	IRQ_EN_BUCK1_UV	RW	0x0	E_BUCK1_UV event interrupt enable 0: disable 1: enable

Table 7-119 IRQ_BUCK_EN2

Addr	Bits	Field Name	Attr	Default	Description
0x9D	7:6	Reserved	RV	0	Reserved
0x9D	5	IRQ_EN_BUCK6_SC	RW	0x0	E_BUCK6_SC event interrupt enable 0: disable 1: enable
0x9D	4	IRQ_EN_BUCK5_SC	RW	0x0	E_BUCK5_SC event interrupt enable 0: disable 1: enable
0x9D	3	IRQ_EN_BUCK4_SC	RW	0x0	E_BUCK4_SC event interrupt enable 0: disable 1: enable
0x9D	2	IRQ_EN_BUCK3_SC	RW	0x0	E_BUCK3_SC event interrupt enable 0: disable 1: enable
0x9D	1	IRQ_EN_BUCK2_SC	RW	0x0	E_BUCK2_SC event interrupt enable 0: disable 1: enable
0x9D	0	IRQ_EN_BUCK1_SC	RW	0x0	E_BUCK1_SC event interrupt enable 0: disable 1: enable

Table 7-120 IRQ_PWRKY_EN

Addr	Bits	Field Name	Attr	Default	Description
0x9E	7	VSYS_OVP_EN	RWE	0x0	VSYS overvoltage (5.9 V) shutdown protection enable 0: disable 1: enable

Addr	Bits	Field Name	Attr	Default	Description
0x9E	6	TEMP_CRIT_PROT	RWE	0x0	Over-temperature (135 °C / 150 °C) shutdown protection enable 0: disable 1: enable
0x9E	5	IRQ_EN_VSYS_OV	RW	0x0	VSYS overvoltage event interrupt enable 0: disable 1: enable
0x9E	4	IRQ_EN_PWRKY_SDINTR	RW	0x0	E_PWRKY_SDINTR event interrupt enable 0: disable 1: enable
0x9E	3	IRQ_EN_PWRKY_LINTR	RW	0x0	E_PWRKY_LINTR event interrupt enable 0: disable 1: enable
0x9E	2	IRQ_EN_PWRKY_SINTR	RW	0x0	E_PWRKY_SINTR event interrupt enable 0: disable 1: enable
0x9E	1	IRQ_EN_PWRKY_FINTR	RW	0x0	E_PWRKY_FINTR event interrupt enable 0: disable 1: enable
0x9E	0	IRQ_EN_PWRKY_RINTR	RW	0x0	E_PWRKY_RINTR event interrupt enable 0: disable 1: enable

Table 7-121 PROT_EN

Addr	Bits	Field Name	Attr	Default	Description
0x9F	7	SW_SCP_DIS	RWE	0x0	Switch short-circuit protection disable 0: enable 1: disable
0x9F	6	TEMP_SEVERE_PROT	RWE	0x0	Severe over-temperature protection (shutdown protection) 0: disable severe over-temperature protection 1: enable severe over-temperature protection

Addr	Bits	Field Name	Attr	Default	Description
0x9F	5	BUCK_SCP_EN	RWE	0x0	Any BUCK short-circuit / open-circuit protection (shutdown protection) 0: disable protection 1: enable protection
0x9F	4	BUCK_UVP_EN	RWE	0x0	Any BUCK output undervoltage protection (shutdown protection) 0: disable protection 1: enable protection
0x9F	3	BUCK_OVP_EN	RWE	0x0	Any BUCK output overvoltage protection (shutdown protection) 0: disable protection 1: enable protection
0x9F	2	LDO_SCP_EN	RWE	0x0	Any LDO output short-circuit / open-circuit protection (shutdown protection) 0: disable protection 1: enable protection
0x9F	1	LDO_UVP_EN	RWE	0x0	Any LDO output undervoltage protection (shutdown protection) 0: disable protection 1: enable protection
0x9F	0	LDO_OVP_EN	RWE	0x0	Any LDO overcurrent / short-circuit protection (shutdown protection) 0: disable protection 1: enable protection

Table 7-122 DEVICE_ID

Addr	Bits	Field Name	Attr	Default	Description
0xA0	7:0	DEVICE_ID	RE	0x00	Device ID

Table 7-123 VERSION_ID

Addr	Bits	Field Name	Attr	Default	Description
0xA1	7:0	VERSION_ID	RE	0x00	Version ID

Table 7-124 CUSTOMER_ID

Addr	Bits	Field Name	Attr	Default	Description
0xA2	7:0	CUSTOMER_ID	RE	0x00	Customer ID

Table 7-125 SYS_CFG0

Addr	Bits	Field Name	Attr	Default	Description
0xA3	7	TEMP_LEVEL	RE	0x0	Temperature level selection Temperature warning / severe / critical 0: 95 °C / 115 °C / 135 °C 1: 110 °C / 130 °C / 150 °C
0xA3	6:0	IF_ADDR	RE	0x55	I2C slave address configuration

Table 7-126 SYS_CFG1

Addr	Bits	Field Name	Attr	Default	Description
0xA4	7:5	VSYS_STA_VTH	RE	0x0	Power-on threshold 000: Vsys > 2.9 V, start power-on sequence 001: Vsys > 3.0 V, start power-on sequence 010: Vsys > 3.1 V, start power-on sequence 011: Vsys > 3.2 V, start power-on sequence 100: Vsys > 3.3 V, start power-on sequence 101: Vsys > 3.4 V, start power-on sequence 110: Vsys > 3.5 V, start power-on sequence 111: Vsys > 3.6 V, start power-on sequence
0xA4	4:2	VSYS_SHUT_VTH	RE	0x0	Shutdown threshold 000: Vsys < 2.6 V, start shutdown sequence 001: Vsys < 2.7 V, start shutdown sequence 010: Vsys < 2.8 V, start shutdown sequence 011: Vsys < 2.9 V, start shutdown sequence 100: Vsys < 3.0 V, start shutdown sequence 101: Vsys < 3.1 V, start shutdown sequence 110: Vsys < 3.2 V, start shutdown sequence 111: Vsys < 3.3 V, start shutdown sequence
0xA4	1	KEY_RST_EN	RE	0x0	In shutdown mode, after long-press PWRKY triggers power-on, continue pressing to trigger reset 0: do not trigger 1: trigger (when PWRKY_SD_DIS = 1)
0xA4	0	KEY_SD_EN	RE	0x0	In shutdown mode, after long-press PWRKY triggers power-on, continue pressing to trigger shutdown 0: do not trigger 1: trigger (when PWRKY_SD_DIS = 0)

Table 7-127 SYS_CFG2

Addr	Bits	Field Name	Attr	Default	Description
0xA5	7	VSYS_STEP	RE	0x0	Hot-swap power-on threshold step 0: 0.1 V 1: 0.2 V

Addr	Bits	Field Name	Attr	Default	Description
0xA5	6	HOT_SWAP_DIS	RE	0x0	Hot-swap power-on threshold increase control 0: enable 1: disable When disabled, the power-on threshold is not increased after hot-swap
0xA5	5	EVENT_DELAY	RE	0x0	Event filtering for over-temperature, VSYS overvoltage, BUCK and LDO short-circuit events 0: 100 μ s 1: disable
0xA5	4:3	OVUV_DELAY	RE	0x0	Abnormal event (BUCK and LDO UV/OV) filtering time 00: 100 μ s 01: 375 μ s 10: 750 μ s 11: disable
0xA5	2:0	OVUV_MASK_DELAY	RE	0x0	BUCK and LDO overvoltage/undervoltage event mask duration 000: 125 μ s 001: 250 μ s 010: 1 ms 011: 8 ms 100: 64 ms 101: 256 ms 110: 512 ms 111: disable During BUCK/LDO enable or voltage change, OV/UV events are masked for this duration

Table 7-128 MTP_KEY

Addr	Bits	Field Name	Attr	Default	Description
0xA6	7:0	MTP_KEY	RW	0x00	MTP register unlock key (MTP_ADDR, MTP_DATA, MTP_CFG, MTP_CTRL) Unlock operation: write 0xAA to this register After unlock, readback value is 0x1

Table 7-129 MTP_ADDR

Addr	Bits	Field Name	Attr	Default	Description
0xA7	7	Reserved	RV	0	Reserved
0xA7	6:0	MTP_ADDR	RW, P	0x0	MTP address register (read, program, erase)

Table 7-130 MTP_DATA

Addr	Bits	Field Name	Attr	Default	Description
0xA8	7:0	MTP_DATA	RW, P	0x0	MTP data register Read data is stored in this register Write data must be prepared in this register before programming


Table 7-131 MTP_CFG

Addr	Bits	Field Name	Attr	Default	Description
0xA9	7:6	Reserved	RV	0	Reserved
0xA9	5:4	MTP_PG_TIME_SEL	RW, P	0x0	MTP programming time selection 00: 30 μ s 01: 20 μ s 1x: 40 μ s
0xA9	3	MTP_PDN	RW, P	0x0	MTP power control 0: MTP off 1: MTP on MTP read, program, and erase operations require this bit set to 1
0xA9	2:1	MTP_TRIM	RW, P	0x2	Internal MTP power module output voltage selection 01: for program and erase 10: for MTP read
0xA9	0	MTP_VRFCG_SEL	RW, P	0x1	MTP internal CG voltage selection 0: CG = 0 1: CG = 1.2 V

Table 7-132 MTP_CTRL


Addr	Bits	Field Name	Attr	Default	Description
0xAA	7:3	Reserved	RV	0	Reserved
0xAA	2	MTP_ER	RW, P	0x0	MTP erase enable 0: disable 1: enable
0xAA	1	MTP_PG	RW, P	0x0	MTP program enable 0: disable 1: enable
0xAA	0	MTP_RD	RW, P	0x0	MTP read enable 0: disable 1: enable

8. Package Information



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
b	0.15	0.20	0.25
b1	0.125REF		
c	0.20REF		
D	6.90	7.00	7.10
D2	5.25	5.40	5.55
Nd	5.55	5.60	5.65
e	0.40BSC		
E	6.90	7.00	7.10
E2	5.25	5.40	5.55
Ne	5.55	5.60	5.65
L	0.35	0.40	0.45
L1	0.10REF		
K	0.325	0.40	0.475
h	0.30	0.35	0.40
L/P载体尺寸 (MIL)	224*224		


9. Tray Information










NOTES :

1. MATERIAL - MPPO
2. ALL DIMENSIONS ARE IN MILLIMETERS.
3. TOLERANCES - X.X=±0.25
- X.XX=±0.13
4. DRAFT ANGLE FOR REFERENCE UNLESS OTHERWISE SPECIFIED.
5. ESD - SURFACE RESISTIVITY - 10^5 TO 10^9 OHMS/SQ.
6. FOR PACKAGE - QFN 7X7

SECTION A-A (M 5:1)



SECTION B-B (M 5:1)





Room 701, Building 9, Sky City
Wind Building, Wuchang Street,
Yuhang District, Hangzhou City,
Zhejiang Province, China



www.spacemit.com

