

A 2.4 GHz LC-VCO Fractional-N Phase Locked Loop Open-Source Design in 130nm BiCMOS

Manimohan Thiriloganathan¹, Shenal Ranasinghe¹, Avishka Herath¹, Rajinthan Rameshkumar¹, Hansa Marasinghe¹, Anjana Viduranga¹, Gayangana Leelarathne² and Kithmin Wickremasinghe³

¹Department of Electronic and Telecommunication Engineering, University of Moratuwa, Sri Lanka

²School of Electrical Engineering, Aalto University, Finland

³Department of Electrical and Computer Engineering, University of British Columbia, Canada

Abstract—Radio frequency (RF) integrated circuit design using the open-source complementary Metal-Oxide semiconductor (CMOS) ecosystem, such as for phase-locked loops (PLLs), is limited by the absence of reliable passive device models, particularly on-chip spiral inductors. Consequently, prior work relies on ring-oscillator-based voltage-controlled oscillators (VCOs) with degraded phase noise performance. This work presents a 2.4 GHz type-II fractional-N PLL implemented in the IHP SG13G2 130nm BiCMOS open-source technology. The proposed design employs a cross-coupled differential LC-VCO integrated with a custom-designed spiral inductor, developed using an open-source electromagnetic modelling workflow in OpenEMS. The optimized inductor achieves 4 nH inductance with a quality factor of 16.8 at 2.45 GHz. The LC-VCO sensitivity is approximately 120 MHz/V while the PLL phase noise is -100.8 dBc/Hz at 1 MHz offset. The complete PLL is realized using a fully open-source electronic design automation (EDA) flow, occupying a total area of $660 \mu\text{m} \times 526.5 \mu\text{m}$ ($\approx 0.347 \text{ mm}^2$) and consuming 12.73 mW, demonstrating the feasibility of RF integrated circuit design in an open-source CMOS IC design ecosystem.

Index Terms—Fractional-N PLL, 2.4 GHz LC-VCO, Spiral inductor, RFIC design, Open-source, OpenEMS, IHP SG13G2.

I. INTRODUCTION

Phase-locked loops (PLLs) are indispensable components in modern wireless communication systems, serving as the core of frequency synthesizers, clock generators, and timing recovery circuits [1]. With the proliferation of Internet of Things (IoT) devices, there is a significant push towards low-power, high-performance PLL architectures that can be implemented using open-source methodologies to reduce design costs and increase accessibility.

Despite the critical role of these circuits, the open-source chip design environment faces technical hurdles. As noted in recent research [1], [2], the absence of spiral inductor models in open-source process design kits (PDKs) hampers traditional LC-based designs, promoting inductor-less ring oscillators. Furthermore, available open-source EDA tools currently do not support direct phase noise simulation, necessitating manual transient analysis and processing to estimate performance [1]. To address these challenges, there is an open need for work adopting a fully open-source RF design methodology utilizing open-source PDKs. Such workflows would demonstrate pathways for students and researchers to overcome the barriers of traditional licensing.




Fig. 1. LC-VCO-based type-II fractional-N PLL design architecture.

This paper presents the design of a 2.4 GHz type-II fractional-N PLL leveraging the IHP-Leibniz Institute's SG13G2 130 nm SiGe BiCMOS open-source PDK [3]. The design is specifically aimed for the 2.4 GHz industrial, scientific, and medical (ISM) band, making it suitable for Bluetooth low energy (BLE) applications [4]. BLE systems require stringent phase noise performance and fast settling times (typically $<150 \mu\text{s}$) to maintain stable frequency hopping and high-quality data transmission [5].

A key contribution of this work is the adoption of an entirely open-source EDA flow. The design utilizes *Xschem* for schematic capture, *ngspice* for transient and noise simulations, and *KLayout* for layout generation. The core of the system is a cross-coupled differential LC-VCO, where a custom-designed 4 nH inductor was modelled and integrated. Unlike traditional closed flows, this design employs open-source inductor modelling strategies, utilizing electromagnetic (EM) solvers like *OpenEMS* to characterize the device within the SG13G2 backend-of-line (BEOL) metal stack. This approach demonstrates that RF blocks, previously reserved for proprietary tools, can now be developed within the open-source CMOS IC design ecosystem. To the best of our knowledge, this is the first-ever work that demonstrates a fully open-source CMOS PLL design with an on-chip integrated spiral inductor.

II. INDUCTOR DESIGN AND SIMULATION WORKFLOW

The VCO constitutes the core building block of the proposed PLL, and its phase-noise performance is fundamen-




Fig. 2. **Workflow for parametric RF inductor design.** This represents the main steps involved in design optimization of a spiral inductor using open-source tools such as *OpenEMS*.

tally governed by the quality factor (Q_{diff}) of the LC tank. Because the inductor is the dominant loss element in the tank, maximizing its Q_{diff} at the oscillation frequency is a first-order design objective. Integrated inductors in a CMOS process are realized as metal spirals whose critical geometric parameters, namely the trace width (W), turn spacing (S), number of turns (N), and outer radius (R_{out}), present well-known trade-offs [6]. A key contribution of this work was demonstrating an open-source spiral inductor design and optimization workflow, thus enabling reproducible RF component development without reliance on proprietary electromagnetic solvers. The complete design and optimization workflow that was developed is summarized in Fig. 2.

For our design, a three-turn ($N = 3$) symmetric octagonal spiral geometry was adopted, offering additional layout degrees of freedom as opposed to a square or circular alternative. The inductor is modelled using a parametric design that interfaces directly with the IHP SG13G2 BEOL metal stack. The main spiral is placed on *TopMetal2*, the thickest available metal layer chosen to minimize series resistance, while underpasses are routed on *TopMetal1* with *TopVia2* providing the interlayer transitions. In the parametric design shown in Fig. 3 (top), three independent design variables were used to define the inductor geometry: outer radius $P_1 = R_{\text{out}}$, turn spacing $P_2 = S$, and trace width $P_3 = W$. Initial estimates for these parameters were derived from modified Wheeler’s formula [7] to bound the simulation design space.

The parametric model is exported to *OpenEMS*, an open-source finite-difference time-domain (FDTD) electromagnetic solver [8]. A Gaussian-pulse excitation covering 0–12 GHz is applied at the differential ports, and the complete substrate stack, including silicon bulk, oxide inter-metal dielectrics,

and passivation, is imported from the PDK layer definitions. To accurately model conductor losses, the simulation utilizes a *refined_cellsize* of $0.5 \mu\text{m}$. Automated parameter sweeps vary P_1 , P_2 , and P_3 to maximize Q_{diff} at 2.45 GHz while constraining L_{diff} to the 4 nH target within 2% tolerance. Raw two-port S -parameters are de-embedded via a two-step open-short procedure [9] to remove pad and feed line parasitics. The resulting de-embedded Z -parameters yield the differential impedance $Z_{\text{diff}} = z_{11} - z_{12} - z_{21} + z_{22}$, from which the intrinsic inductance, L_{diff} , and quality factor, Q_{diff} , are extracted using:

$$L_{\text{diff}} = \frac{\text{Im}(Z_{\text{diff}})}{\omega}, \quad Q_{\text{diff}} = \frac{\text{Im}(Z_{\text{diff}})}{\text{Re}(Z_{\text{diff}})}.$$

The optimized geometry shown in Fig. 3 yields $L_{\text{diff}} = 4.000 \text{ nH}$ and $Q_{\text{diff}} = 16.80$ at 2.45 GHz. Further, a sensitivity analysis of P_1 , P_2 , P_3 is overlaid with shaded regions, with Q_{diff} varying between 16.32 and 17.49 across across the 2.3–2.7 GHz band and L_{diff} remaining within 3.9–4.1 nH across the 2.3–2.7 GHz band, confirming robust operation of the design. The self-resonance frequency (SRF) lies well above the operating frequency, ensuring stable integration as well.




Fig. 3. **Results of inductor design: (top) optimized parametric 3D layout:** $R_{\text{out}} (P_1) = 218 \mu\text{m}$, $S (P_2) = 14 \mu\text{m}$, $W (P_3) = 30 \mu\text{m}$; **(bottom) parametric study:** plot of Q_{diff} and L_{diff} vs frequency. The Q-factor curve (solid, dark blue) rises monotonically to a peak of approximately 18.9 near 3.8 GHz before declining as substrate and skin effect losses dominate, while the differential inductance (solid, dark green) remains nearly flat across the 2–4 GHz band and rolls off sharply approaching the SRF near 10 GHz. Further, sensitivity analysis is demonstrated by the +5% perturbation (dashed, medium blue for Q_{diff} ; dashed, medium green for L_{diff}) and the –5% perturbation (dash-dot, light blue for Q_{diff} ; dash-dot, light green for L_{diff}).




Fig. 4. **Block diagram of the proposed fractional-N PLL architecture.** The system consists of five main blocks: (I) Phase-frequency detector (PFD), (II) charge pump (CP), (III) loop filter (LF), (IV) LC cross-coupled VCO, and (V) programmable fractional-N divider based on a delta sigma ($\Delta\Sigma$) modulator.

III. FRACTIONAL-N PLL DESIGN METHODOLOGY

A. Phase Frequency Detector (PFD)

The PFD is responsible for detecting the phase and frequency deviation between the reference clock (F_{REF}) and the divided feedback clock (F_{DIV}). The design in Fig. 4 utilizes two edge-triggered D-flip-flops (DFFs). NAND gate in the feedback path monitors the UP and DN outputs to reset both DFFs, which prevents the PFD from locking up and provides a tunable delay to mitigate the dead-zone [6].

B. Charge Pump (CP) and Loop Filter (LF)

The CP, illustrated in Fig. 4, translates UP and DN pulses from the PFD into discrete current pulses (sourcing or sinking) to adjust the control voltage (V_{CTRL}). The subsequent LF integrates these charge packets into a continuous control voltage for the VCO, while also suppressing high-frequency reference spurs generated by the PFD switching activity.

C. LC Voltage Controlled Oscillator (LC-VCO)

A type-IV cross-coupled topology [6], [10] is used to achieve low phase noise, a tuning range above 3.3% (2.4–2.48 GHz), and stable startup across the control voltage range. A cross-coupled NMOS pair (M_1 , M_2) provides the negative resistance to cancel tank losses, while a PMOS pair (M_3 , M_4) improves transconductance and helps startup under low supply voltage. Two parallel varicaps are used to provide a capacitance change of 70–200 fF, which was obtained with a voltage change of 1.2 V in V_{CTRL} . The transistor sizes (M_1 – M_4) are chosen to ensure enough transconductance for reliable startup near 0.7 V. The LC tank of the VCO is implemented using a custom-designed on-chip spiral inductor, highlighted in the green annotated box shown in Fig 4. A tail current source sets the oscillation amplitude and improves supply noise rejection. Finally, a buffer is connected to the VCO to obtain a rail-to-rail output waveform, alongside a similar buffer to balance the differential load.

D. Programmable Fractional-N Divider

1) *Dual Modulus Divider (DMD)*: The frequency divider architecture is designed to provide two distinct division ratios of 240 and 248, selectable via the SEL pin. The single-ended output (OUT_P) of the VCO is connected to this block as input. The system comprises four stages and one controller block.

- 1) Fixed Divider - The input frequency is initially divided by 4 to ensure a stable square-wave output.
- 2) Dual-Modulus Prescaler - Based on the logic state of the controller, the prescaler utilizes pulse swallowing to switch between division ratios of $N = 4$ and $N + 1 = 5$.
- 3) Mod-7 Synchronous Counter - This stage provides logic signals to the controller block. When cascaded, Stages 2 and 3 provide a total division ratio of either 30 or 31, as determined by the SEL logic.
- 4) Duty Cycle Corrector - To ensure signal integrity, the output is processed to achieve a precise 50% duty cycle, independent of the input pulse width.

The controller block is used to select the divider ratio of the dual-modulus prescaler. The inputs to the controller are obtained from the Stage 3 outputs and the SEL pin.

2) *Shift Register (SR)*: A shift register is employed in the proposed design to reduce the number of I/O pins required by the input interface of the DSM. It is a standard 9-bit shift register with a gated clock and asynchronous active high reset.

3) *Delta Sigma ($\Delta\Sigma$) Modulator (DSM)*: The main purpose of using a DSM is to push spectral noise, which is generated due to switching between division ratios, to higher frequencies. DSM is designed in such a way that the majority of spectral noise will be pushed beyond the loop bandwidth of the PLL's feedback loop. To this end, we have selected a first-order digital DSM, which consists of a 9-bit signed accumulator, a 9-bit comparator that functions as a 1-bit quantizer, and a mapper that maps the 1-bit output of the quantizer to 9 bits before subtracting from the input.

TABLE I
COMPARISON TABLE OF PLL ARCHITECTURES OPERATING NEAR 2.4 GHz BAND, HIGHLIGHTING KEY PERFORMANCE METRICS.

PLL Architecture	VCO	Process	Frequency (GHz)	Phase Noise (dBc/Hz)	Power (mW)	Area (mm ²)
Integer-N PLL [1]	Ring-Oscillator	130 nm	2.4	-167.88 (@1MHz)	11.63	0.0495
Integer-N PLL [11]	CMOS LC VCO	180 nm	2.4	-119 (@1MHz)	8	0.96
CMOS LC-PLL [12]	CMOS LC VCO	65 nm	10.3	-95.12 (@1MHz)	6.8	—
Fractional-N PLL [13]	Multi-Core VCO	130 nm	0.125–8.4	-152.9 (@10MHz)	—	—
Fractional-N Oversampling PLL [14]	CMOS LC VCO	65 nm	2.4	-217.8 (FOM)	4.97	0.58
Our Design [Fractional-N PLL]	CMOS LC VCO	130 nm	2.4	-100.8 (@1MHz)	12.73	0.347

IV. POST-LAYOUT SIMULATION RESULTS

The proposed LC-VCO-based PLL was validated through post-layout simulations incorporating parasitic extraction. The complete layout, illustrated in Fig. 5a, occupies a total area of $660 \mu\text{m} \times 526.5 \mu\text{m}$ ($\approx 0.347 \text{ mm}^2$). The VCO tuning range, shown in Fig. 5b, spans 2.4–2.48 GHz, effectively covering the targeted ISM band. The tuning curve characteristic non-linearity is attributed to varicap behaviour and layout-induced parasitics, resulting in a varying sensitivity (K_{VCO}) of approximately 120 MHz/V. The PLL phase noise (Fig. 5c) simulated as outlined in [1], is approximately -100.8 dBc/Hz at 1 MHz offset. The reference spur characteristics are around -40.2 dBc , which is slightly high, although it still meets BLE specifications, so further improvement in this aspect is needed. Based on these post-layout simulations, the implemented PLL design successfully maintains stable closed-loop operation and synthesizes frequencies on channels in the 2.4 GHz ISM band.

V. CONCLUSIONS AND FUTURE WORKS

This work demonstrates the successful implementation of a fully open-source 2.4 GHz type-II fractional-N PLL in the IHP SG13G2 130 nm BiCMOS process. The main contribution of this work is the design of a cross-coupled differential LC-VCO using an integrated on-chip spiral inductor, which achieves a quality factor (Q_{diff}) of 16.8 at the operating frequency. A performance comparison between the proposed architecture and state-of-the-art PLLs operating in the 2.4 GHz band is summarized in Table I. As demonstrated, our open-source design is comparable in performance to existing work utilizing different architectures and to best of our knowledge, is the first demonstration of a fully open-source CMOS PLL design utilizing an integrated on-chip spiral inductor.

Future work will focus on addressing current performance limitations to meet BLE specifications, such as reference spur suppression via charge pump matching and loop filter optimization. Higher-order $\Delta\Sigma$ modulators and fast-locking techniques will also be explored to reduce fractional spurs and settling time while maintaining stable PLL operation.

REFERENCES

- [1] N. F. Assaify *et al.*, “A ring-oscillator-based 2.4 GHz integer-N PLL design in skywater 130nm open-source technology,” in *ISPACS*, 2025.
- [2] B. Razavi, “Education of chip designers at a large scale: A proposal,” *IEEE Solid-State Circuits Mag.*, 2024.
- [3] K. Herman *et al.*, “On the versatility of the IHP BiCMOS open source and manufacturable PDK: A step towards the future where anybody can design and build a chip,” *IEEE Solid-State Circuits Mag.*, vol. 16, no. 2, pp. 30–38, 2024.
- [4] D. Liao *et al.*, “A 2.4-GHz 16-phase sub-sampling fractional-N PLL with robust soft loop switching,” *IEEE J. Solid-State Circuits*, 2018.
- [5] G. Z. Gomez *et al.*, “Bluetooth low energy (BLE) radio design trends and considerations,” *Electronics*, 2021.
- [6] B. Razavi, *RF Microelectronics*. Pearson, 2011.
- [7] S. S. Mohan *et al.*, “Simple accurate expressions for planar spiral inductances,” *IEEE J. Solid-State Circuits*, 1999.
- [8] T. Liebig *et al.*, “openEMS—a free and open source equivalent-circuit (EC) FDTD simulation platform,” *Int. J. Numer. Model.*, 2013.
- [9] F. Zhang *et al.*, “Design optimization and modeling of on-chip RF inductors in CMOS,” in *IEEE MWSCAS*, 2009.
- [10] D. Ham and A. Hajimiri, “Concepts and methods in optimization of integrated LC VCOs,” *IEEE J. Solid-State Circuits*, 2001.
- [11] J. Jo *et al.*, “Low phase-noise, 2.4 and 5.8 GHz dual-band frequency synthesizer with Class-C VCO and bias-controlled charge pump for RF wireless charging system in 180 nm CMOS process,” *Electronics*, 2022.
- [12] J. S. Gaggatur *et al.*, “A digitally programmable 9.1–11.2 GHz CMOS LC-PLL with integrated power management for X-Band FMCW radar systems,” in *IEEE SPACE*, 2025.
- [13] H. Shi *et al.*, “An ultra-wideband 125-MHz-to-8.4-GHz fractional-n PLL featuring an isolated multi-core VCO and an active-feedback doubler,” *IEEE Microw. Wireless Technol. Lett.*, 2026.
- [14] J. Qiu *et al.*, “A 32-kHz-reference 2.4-GHz Fractional-N oversampling PLL with 200-kHz loop bandwidth,” *IEEE J. Solid-State Circuits*, 2021.




Fig. 5. Post-layout results of the LC-VCO-based PLL. (a) complete layout of the PLL ($660 \mu\text{m} \times 526.5 \mu\text{m}$). (b) LC-VCO tuning curve demonstrating the sensitivity (K_{VCO}). (c) PLL phase noise characteristics evaluated at a carrier frequency of 2.44 GHz.