# CompArch: HW b001

Due September 17th Midnight

Expected time is one hour of actual work, plus an unknown amount of time installing ModelSim.

The purpose of this assignment is to familiarize you with one of the main tools we will be using this semester. As a side effect, you will exhaustively prove DeMorgan's Law.

## **Install ModelSim**

We will be using ModelSim 10.4a Student Edition. Installation is in two parts:

## Install the software

The installer is located at Public/+Courses/ComputerArchitecture/2015/Installers

Copy it to your local disk first, this will greatly speed the process.

If you are off-campus, you can download the installer directly from: <a href="http://www.mentor.com/company/higher-ed/modelsim-student-edition">http://www.mentor.com/company/higher-ed/modelsim-student-edition</a>

#### Get a license file

After you finish installing, the installer will take you to an online license request form. After you fill it out, Mentor will e-mail you a license dat file to place in the Modelsim directory.

Registration seems to work better using a .edu email address. You may need to try more than once. Unfortunately, trying again requires you to uninstall and reinstall ModelSim.

Best case scenario, this process can take as little as 20 minutes. Plan for longer just in case.

# **Create Your Workspace and Do File**

Create a folder to host your workspace. I suggest something close to root, without spaces, and relatively short, such as C:\CA15\HW1\

In the ModelSim terminal, switch to this folder by typing: cd c:/CA15/HW1/ (Forward slashes)


Create a new Verilog file: "File -> New -> Source -> Verilog"

Save it with a useful name in that directory: hw1.v

Copy the following into it:

```
module hw1test;
initial begin
$display("Hello, CompArch!");
end
endmodule
```

Create the working design Library: "File -> New -> Library"



Create a "do" file. This script will automate repetitive tasks for you. Anytime you are doing something manually often, consider creating a do file by seeing what commands clicking the buttons echo to the terminal.

```
"File -> New -> Source -> Do"
```

Copy the following into that file:

```
vlog -reportprogress 300 -work work hw1.v
vsim -voptargs="+acc" hw1test
run 100
```

These commands mean the following:

- 1) Compile the file "hw1.v" into the workspace "work". If you use a different file name or use multiple source files, you will need to change this line.
- 2) Load the "hw1test" into the simulator. If you use a different top level module, you will need to change this line.
- 3) Run the simulator for 100 units of time. If your simulation takes more time, change this line.

The "-reportprogress 300" provides debugging information during compilation if something goes wrong. The "-voptargs="+acc"" makes sure the compiler allows you to see all the signals in your design.

Otherwise it may optimize some of them away from you!

Save the .do file: hw1.do

Now you can run it from the command line: do hwl.do. You should see the following:

```
VSIM 5> do hw1.do
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr 7 2015
# Start time: 08:24:43 on Sep 11,2015
# vlog -reportprogress 300 -work work hw1.v
# -- Compiling module hw1test
# Top level modules:
# hw1test
# End time: 08:24:45 on Sep 11,2015, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim
# Start time: 08:24:46 on Sep 11,2015
# Loading work.hw1test
# Hello, CompArch!
VSIM 5>
```

# **Your First Verilog**

Prove DeMorgan's Law using the exhaustive proof method. To do so, you will use ModelSim to create truth tables for the following 4 Equations:

$$\overline{(AB)}$$


$$(\overline{A} + \overline{B})$$

$$\overline{(A + B)}$$


$$(\overline{A}\overline{B})$$

## **Schematic Capture**

First, draw a schematic of each of the four equations (on paper is fine). To help you get started, here is one for  $(\bar{A}\bar{B})$ 



Then, give each gate and each wire a name. "A" and "B" are already named.



### **Translate to Verilog**

Each element becomes a line of Verilog. Here is the schematic above, captured:

```
module hw1test;
reg A;
                         // The input A
                         // The input B
reg B;
wire nA;
wire nB;
wire nAandnB;
not Ainv(nA, A);
                         // top inverter produces signal nA and takes
                          // signal A, and is named Ainv
not Binv(nB, B); // inverter produces signal nB and takes
                   // signal B, and is named Binv
and andgate(nAandnB, nA, nB); // and gate produces nAandnB from nA and nB
                   // Place initial begin block here!
endmodule
```

## Add Test Signals and display outputs

You can now drive your module by adding test code within an "initial" block. The statements above show the structure of the module. The statements below poke at it. Place this before the "endmodule;" statement.

```
initial begin
$display("A B | ~A ~B | ~A~B ");
                                    // Prints header for truth table
A=0;B=0; #1
                                    // Set A and B, wait for update (#1)
$display("%b %b | %b %b |
                             %b ", A,B, nA, nB, nAandnB);
A=0;B=1; #1
                                    // Set A and B, wait for new update
$display("%b %b | %b %b |
                             %b ", A,B, nA, nB, nAandnB);
A=1;B=0; #1
$display("%b %b | %b %b |
                             %b ", A,B, nA, nB, nAandnB);
A=1;B=1; #1
$display("%b %b | %b %b |
                             %b ", A,B, nA, nB, nAandnB);
end
```

When you do hw1.do, you should see this:

```
# A B | ~A ~B | ~A~B
# 0 0 | 1 1 1 | 1
# 0 1 | 1 0 | 0
# 1 0 | 0 1 | 0
```

## Add the other 3 Equations

Continue in the manner described above to create the remaining three equations.

Your final result should look something like this:

#### **Submission**

Create a plain text results.txt file containing your completed truth table. Hint: you can start with File > Save Transcript As... and delete what you don't need.

Push results.txt to your Github in the HW1 folder. There is no write-up or other deliverable.

## **Tips and Tricks**

- 1) Save your Verilog file before you do your do file. Otherwise it will work on the stale version.
- 2) You can access your most recently run command by pressing the up arrow.
- 3) If a signal shows up as "z", it means it is not being driven. Are you sure you wired it?
- 4) The display syntax is similar to what you might find in a printf style args function. The first input is a format string. %b means "interpret the next argument as a bit and display it here".
- 5) "begin" and "end" are the equivalent of "{" and "}" in C.