

MIPS Instruction Set

An overview of the instruction set of the MIPS32 architecture as implemented by the mipsy and SPIM emulators. Adapted from reference documents from the University of Stuttgart and Drexel University, from material in the appendix of Patterson and Hennessy's *Computer Organization and Design*, and from the MIPS32 (r5.04) Instruction Set reference.

- [Registers](#)
- [Memory](#)
- [Syntax](#)
- [Instructions](#)
 - [CPU Arithmetic Instructions](#)
 - [CPU Logical Instructions](#)
 - [CPU Shift Instructions](#)
 - [CPU Load, Store, and Memory Control Instructions](#)
 - [CPU Move Instructions](#)
 - [CPU Branch and Jump Instructions](#)
 - [CPU Trap Instructions](#)
 - [CPU Control Instructions](#)
- [System Services](#)
 - [Printing Values](#)
 - [Reading Values](#)
 - [File Manipulation](#)
 - [Process Services](#)
- [Assembler Directives](#)
- [Further documentation](#)

Registers

[back to top](#)

As implemented by mipsy, MIPS has 32×32 -bit general purpose registers as well as two special registers `Hi` and `Lo` for manipulating 64-bit integer quantities.

The 32 general purpose registers can be referenced `$0` through `$31`, or by symbolic names, and are used as follows:


Regs	Names		Description
<code>\$0</code>	<code>\$zero</code>		the value 0 ; writes are discarded
<code>\$1</code>	<code>\$at</code>		assembler temporary; reserved for assembler use
<code>\$2</code> <code>\$3</code>	<code>\$v0</code>	<code>\$v1</code>	value from expression evaluation or function return
<code>\$4</code> <code>\$5</code>	<code>\$a0</code>	<code>\$a1</code>	first four arguments to a function/subroutine
<code>\$6</code> <code>\$7</code>	<code>\$a2</code>	<code>\$a3</code>	
<code>\$8</code> <code>\$9</code>	<code>\$t0</code>	<code>\$t1</code>	temporary; callers relying on their values must save them before
<code>\$10</code> <code>\$11</code>	<code>\$t2</code>	<code>\$t3</code>	calling subroutines as they may be overwritten
<code>\$12</code> <code>\$13</code>	<code>\$t4</code>	<code>\$t5</code>	
<code>\$14</code> <code>\$15</code>	<code>\$t6</code>	<code>\$t7</code>	
<code>\$16</code> <code>\$17</code>	<code>\$s0</code>	<code>\$s1</code>	saved; subroutines must guarantee their values are unchanged (by,
<code>\$18</code> <code>\$19</code>	<code>\$s2</code>	<code>\$s3</code>	for example, restoring them)
<code>\$20</code> <code>\$21</code>	<code>\$s4</code>	<code>\$s5</code>	
<code>\$22</code> <code>\$23</code>	<code>\$s6</code>	<code>\$s7</code>	
<code>\$24</code> <code>\$25</code>	<code>\$t8</code>	<code>\$t9</code>	temporary; callers relying on their values must save them before
			calling subroutines as they may be overwritten
<code>\$26</code> <code>\$27</code>	<code>\$k0</code>	<code>\$k1</code>	for kernel use; may change unexpectedly — avoid using in user
			programs
<code>\$28</code>	<code>\$gp</code>		global pointer (address of global area)
<code>\$29</code>	<code>\$sp</code>		stack pointer (top of stack)

Regs	Names	Description
\$30	\$fp	frame pointer (bottom of current stack frame); if not using a frame pointer, becomes a save register
\$31	\$ra	return address of most recent caller

Memory

[back to top](#)

mipsy's memory is partitioned as follows:



Segment	Base	Description
text	0x00400000	where user program code resides; In mipsy, it is the only area of memory where instructions are executable; its initial size is 256 kiB. This is the only area of memory where instructions are executable. In mipsy, this area of memory is also writeable. On a real system, this area of memory would generally be read-only.
data	0x10000000	where user data resides; its initial size is 256 kiB, but its size is not fixed, and can be changed with the <i>sbrk</i> syscall up to a maximum of 1 MiB. This area of memory is not executable.
stack	0x7ffffeff	the function call stack; grows towards negative addresses. its initial size is 64 kiB, but it will grow as needed up to a maximum of 256 kiB. This area of memory is not executable.
k_text	0x80000000	protected executable code, not accessible in user mode; in a real system, the operating system kernel's code would be mapped here. In mipsy, the entry point is loaded here; its initial size is 64 kiB
k_data	0x90000000	protected data, not accessible in user mode; in a real system, the operating system's data would be mapped here. In mipsy, the entry point's data is loaded here; its initial size is 64 kiB; but it will grow as needed up to a maximum of 1 MiB.

Syntax

[back to top](#)

Each instruction is written on a single line, and has the general format

```
[label:] opcode [operand1 [, operand2 [, operand3]]] [# comment]
```

The number of operands for each instruction varies, but could be between zero and three. In the descriptions below, the following notation is used to describe instruction operands.

Operand	Description
R_n	a register — commonly, R _s and R _t are sources, and R _d is a destination; registers may be specified either by a numeric name (\$0 to \$31), or by a symbolic name (\$sN , \$tN , etc.)

Operand	Description
<i>Imm</i>	a literal constant value, or “immediate”: may be specified as an octal, decimal, hexadecimal, or character literal; if followed by a number (e.g., Imm_{16}) that specifies the width in bits and implies the range of the value.
<i>Label</i>	a symbolic name which is associated with a memory address
<i>Addr</i>	a memory address, in one of the formats described below

Many instructions have an address operand; these may be written in a number of formats:

Useful for accessing arrays.

Format	Address
<i>Label</i>	a symbolic name which is associated with a memory address
(R_n)	the value stored in register R_n (indirect address)
$Imm(R_n)$	the sum of Imm and the value stored in register R_n Useful for accessing the stack.
$Label(R_n)$	the sum of <i>Label</i> 's address and the value stored in register R_n
$Label \pm Imm$	the sum of <i>Label</i> 's address and Imm Useful for accessing structs.
$Label \pm Imm(R_n)$	the sum of <i>Label</i> 's address and Imm and the value stored in register R_n Useful for accessing arrays of structs.

Instructions

[back to top](#)

The mipsy emulator implements instructions from the MIPS32 instruction set, as well as *pseudo-instructions* (which look like MIPS instructions, but which aren't provided on real hardware). Real MIPS instructions are marked with a ✓. All other instructions are pseudo-instructions. Operators in expressions have the same meaning as their C counterparts.

Instruction	Description	Encoding
CPU Arithmetic Instructions		
back to top		
✓ ADD R_d, R_s, R_t	$R_d = R_s + R_t$	INTEGER OVERFLOW 00000sssssttttdddd00000100000
✓ ADDI R_t, R_s, Imm_{16}	$R_t = R_s + Imm_{16}$	INTEGER OVERFLOW 00100sssssttttIIIIIIIIIIIIIIII
✓ ADDU R_d, R_s, R_t	$R_d = R_s + R_t$	00000sssssttttdddd00000100001
✓ ADDIU R_t, R_s, Imm_{16}	$R_t = R_s + Imm_{16}$	001001sssssttttIIIIIIIIIIIIIIII
✓ SUB R_d, R_s, R_t	$R_d = R_s - R_t$	INTEGER OVERFLOW 00000sssssttttdddd00000100010
✓ SUBU R_d, R_s, R_t	$R_d = R_s - R_t$	00000sssssttttdddd00000100011
✓ MUL R_d, R_s, R_t	$R_d = R_s * R_t$	01110sssssttttdddd000000000010
✓ MULT R_s, R_t	$(Hi, Lo) = R_s * R_t$	00000ssssstttt00000000000011000
✓ MULTU R_s, R_t	$(Hi, Lo) = R_s * R_t$	00000ssssstttt00000000000011001
✓ MADD R_s, R_t	$(Hi, Lo) += R_s * R_t$	01110ssssstttt00000000000000000000
✓ MADDU R_s, R_t	$(Hi, Lo) += R_s * R_t$	01110ssssstttt00000000000000000001
✓ MSUB R_s, R_t	$(Hi, Lo) -= R_s * R_t$	01110ssssstttt0000000000000000100
✓ MSUBU R_s, R_t	$(Hi, Lo) -= R_s * R_t$	01110ssssstttt0000000000000000101
✓ DIV R_s, R_t	$Lo = R_s / R_t; Hi = R_s \% R_t$	00000ssssstttt00000000000011010
✓ DIVU R_s, R_t	$Lo = R_s / R_t; Hi = R_s \% R_t$	00000ssssstttt00000000000011011
DIV R_d, R_s, R_t	$R_d = R_s / R_t$	pseudo-instruction
DIVU R_d, R_s, R_t	$R_d = R_s / R_t$	pseudo-instruction

Instruction	Description		Encoding
REM	R_d, R_s, R_t	$R_d = R_s \% R_t$	pseudo-instruction
REMU	R_d, R_s, R_t	$R_d = R_s \% R_t$	pseudo-instruction
✓ CL0	R_d, R_s	$R_d = \text{count_leading_ones}(R_s)$	011100sssssttttdddd00000100001
✓ CLZ	R_d, R_s	$R_d = \text{count_leading_zeroes}(R_s)$	011100sssssttttdddd00000100000
✓ SEB	R_d, R_s	$R_d = \text{sign_extend } (R_s \& 0x000000ff)$	0111100000ttttddddd10000100000
✓ SEH	R_d, R_s	$R_d = \text{sign_extend } (R_s \& 0x0000ffff)$	0111100000ttttddddd11000100000
SEQ	R_d, R_s, R_t	$R_d = R_s == R_t$	pseudo-instruction
SNE	R_d, R_s, R_t	$R_d = R_s != R_t$	pseudo-instruction
SLE	R_d, R_s, R_t	$R_d = R_s <= R_t$	pseudo-instruction
SLEU	R_d, R_s, R_t	$R_d = R_s <= R_t$	pseudo-instruction
✓ SLT	R_d, R_s, R_t	$R_d = R_s < R_t$	000000sssssttttdddd00000101010
✓ SLTU	R_d, R_s, R_t	$R_d = R_s < R_t$	000000sssssttttdddd00000101011
SGT	R_d, R_s, R_t	$R_d = R_s > R_t$	pseudo-instruction
SGTU	R_d, R_s, R_t	$R_d = R_s > R_t$	pseudo-instruction
SGE	R_d, R_s, R_t	$R_d = R_s >= R_t$	pseudo-instruction
SGEU	R_d, R_s, R_t	$R_d = R_s >= R_t$	pseudo-instruction
✓ SLTI	R_t, R_s, Imm_{16}	$R_t = R_s < Imm_{16}$	001010sssssttttIIIIIIIIIIIIIIII
✓ SLTIU	R_t, R_s, Imm_{16}	$R_t = R_s < Imm_{16}$	001011sssssttttIIIIIIIIIIIIIIII
ABS	R_t, R_s	$R_t = R_s $	pseudo-instruction
NEG	R_t, R_s	$R_t = -R_s$	INTEGER OVERFLOW SUB $R_t, \$0, R_s$
NEGU	R_t, R_s	$R_t = -R_s$	SUBU $R_t, \$0, R_s$

CPU Logical Instructions[back to top](#)

✓ AND	R_d, R_s, R_t	$R_d = R_s \& R_t$	000000sssssttttdddd00000100100
✓ ANDI	R_t, R_s, Imm_{16}	$R_t = R_s \& Imm_{16}$	001100sssssttttIIIIIIIIIIIIIIII
✓ OR	R_d, R_s, R_t	$R_d = R_s R_t$	000000sssssttttdddd00000100101
✓ ORI	R_t, R_s, Imm_{16}	$R_t = R_s Imm_{16}$	001101sssssttttIIIIIIIIIIIIIIII
✓ NOR	R_d, R_s, R_t	$R_d = \sim(R_s R_t)$	000000sssssttttdddd00000100111
✓ XOR	R_d, R_s, R_t	$R_d = R_s ^ R_t$	000000sssssttttdddd00000100110
✓ XORI	R_t, R_s, Imm_{16}	$R_t = R_s ^ Imm_{16}$	001110sssssttttIIIIIIIIIIIIIIII
NOT	R_t, R_s	$R_t = \sim R_s$	NOR $R_t, R_s, \$0$

CPU Shift Instructions[back to top](#)

ROL	R_d, R_t, R_s	$R_d = R_t \text{ rot} < R_s$	pseudo-instruction
ROR	R_d, R_t, R_s	$R_d = R_t \text{ rot} > R_s$	pseudo-instruction
✓ ROTR	R_d, R_t, a	$R_d = R_t \text{ rot} > a$	0000000001ttttdddddaaaa000010
✓ ROTRV	R_d, R_t, R_s	$R_d = R_t \text{ rot} > R_s$	00000sssssttttdddd00001000110
✓ SLL	R_d, R_t, a	$R_d = R_t \ll a$	0000000000ttttdddddaaaa000000
✓ SLLV	R_d, R_t, R_s	$R_d = R_t \ll R_s$	00000sssssttttdddd0000000100
✓ SRA	R_d, R_t, a	$R_d = R_t \gg a$	SIGN EXTENDED 0000000000ttttdddddaaaa000011
✓ SRAV	R_d, R_t, R_s	$R_d = R_t \gg R_s$	SIGN EXTENDED 00000sssssttttdddd0000000111
✓ SRL	R_d, R_t, a	$R_d = R_t \gg a$	0000000000ttttdddddaaaa000010
✓ SRLV	R_d, R_t, R_s	$R_d = R_t \gg R_s$	00000sssssttttdddd0000000110

CPU Load, Store, and Memory Control Instructions[back to top](#)

Instruction	Description		Encoding
LI	R_t, Imm	$R_t = Imm$	pseudo-instruction
LA	$R_t, Label$	$R_t = Label$	pseudo-instruction
✓ LUI	R_t, Imm_{16}	$R_t = Imm_{16} \ll 16$	0011110000ttttIIIIIIIIIIIIIIII
✓ LB	$R_t, Offset_{16}(R_b)$	$R_t = RAM[R_b + Offset_{16}]$	<div style="display: flex; align-items: center; gap: 10px;">ADDRESS ERRORSIGN EXTENDED</div> 100000bbbbbtttt00000000000000000000
✓ LBU	$R_t, Offset_{16}(R_b)$	$R_t = RAM[R_b + Offset_{16}]$	<div style="display: flex; align-items: center; gap: 10px;">ADDRESS ERROR</div> 100100bbbbbtttt00000000000000000000
✓ LH	$R_t, Offset_{16}(R_b)$	$R_t = RAM[R_b + Offset_{16}]$	<div style="display: flex; align-items: center; gap: 10px;">ADDRESS ERRORSIGN EXTENDED</div> 100001bbbbbtttt00000000000000000000
✓ LHU	$R_t, Offset_{16}(R_b)$	$R_t = RAM[R_b + Offset_{16}]$	<div style="display: flex; align-items: center; gap: 10px;">ADDRESS ERROR</div> 100101bbbbbtttt00000000000000000000
✓ LW	$R_t, Offset_{16}(R_b)$	$R_t = RAM[R_b + Offset_{16}]$	<div style="display: flex; align-items: center; gap: 10px;">ADDRESS ERROR</div> 100011bbbbbtttt00000000000000000000
✓ SB	$R_t, Offset_{16}(R_b)$	$RAM[R_b + Offset_{16}] = R_t$	<div style="display: flex; align-items: center; gap: 10px;">ADDRESS ERROR</div> 101000bbbbbtttt00000000000000000000
✓ SH	$R_t, Offset_{16}(R_b)$	$RAM[R_b + Offset_{16}] = R_t$	<div style="display: flex; align-items: center; gap: 10px;">ADDRESS ERROR</div> 101001bbbbbtttt00000000000000000000
✓ SW	$R_t, Offset_{16}(R_b)$	$RAM[R_b + Offset_{16}] = R_t$	<div style="display: flex; align-items: center; gap: 10px;">ADDRESS ERROR</div> 101011bbbbbtttt00000000000000000000
PUSH	R_s	$\$sp -= 4$ $RAM[\$sp] = R_s$	pseudo-instruction (mipsy only)
POP	R_s	$R_s = RAM[\$sp]$ $\$sp += 4$	pseudo-instruction (mipsy only)
BEGIN		$\$sp -= 4$ $RAM[\$sp] = \fp $\$fp = \sp	pseudo-instruction (mipsy only)
END		$\$sp = \$fp + 4$ $\$fp = RAM[\$fp]$	pseudo-instruction (mipsy only)

CPU Move Instructions[back to top](#)

✓ MFHI	R_d	$R_d = HI$	0000000000000000ddddd00000010000
✓ MFL0	R_d	$R_d = LO$	0000000000000000ddddd00000010010
✓ MTHI	R_d	$HI = R_d$	00000sssss000000000000000010001
✓ MTL0	R_d	$LO = R_d$	00000sssss000000000000000010011
MOVE	R_t, R_s	$R_t = R_s$	ADDU $R_t, \$0, R_s$
✓ MOVZ	R_d, R_s, R_t	IF $R_t == 0$ THEN $R_d = R_s$	00000sssssttttddddd00000001010
✓ MOVN	R_d, R_s, R_t	IF $R_t != 0$ THEN $R_d = R_s$	00000sssssttttddddd00000001011

CPU Branch and Jump Instructions[back to top](#)

B	$Offset_{16}$	$PC += Offset_{16} \ll 2$	00010000000000000000000000000000 BEQ $\$t0, \$t0, Offset_{16}$
✓ BEQ	$R_s, R_t, Offset_{16}$	IF $R_s == R_t$ THEN $PC += Offset_{16} \ll 2$	00010ssssstttt00000000000000000000
BEQ	$R_s, Imm, Offset_{16}$	IF $R_s == Imm$ THEN $PC += Offset_{16} \ll 2$	pseudo-instruction
BEQZ	$R_s, Offset_{16}$	IF $R_s == 0$ THEN $PC += Offset_{16} \ll 2$	BEQ $\$0, R_s, Offset_{16}$
✓ BNE	$R_s, R_t, Offset_{16}$	IF $R_s != R_t$ THEN $PC += Offset_{16} \ll 2$	000101ssssstttt00000000000000000000
BNE	$R_s, Imm, Offset_{16}$	IF $R_s != Imm$ THEN $PC += Offset_{16} \ll 2$	pseudo-instruction
BNEZ	$R_s, Offset_{16}$	IF $R_s != 0$ THEN $PC += Offset_{16} \ll 2$	BNE $\$0, R_s, Offset_{16}$
BGE	$R_s, R_t, Offset_{16}$	IF $R_s \geq R_t$ THEN $PC += Offset_{16} \ll 2$	SLT $\$at, R_s, R_t$ BEQ $\$0, \$at, Offset_{16}$

Instruction	Description	Encoding
BGE $R_s, Imm, Offset_{16}$	IF $R_s \geq Imm$ THEN $PC += Offset_{16} \ll 2$	pseudo-instruction
BGEU $R_s, R_t, Offset_{16}$	IF $R_s \geq R_t$ THEN $PC += Offset_{16} \ll 2$	UNSIGNED COMPARISON SLTU \$at, R_s, R_t BEQ \$0, \$at, $Offset_{16}$
BGEU $R_s, Imm, Offset_{16}$	IF $R_s \geq Imm$ THEN $PC += Offset_{16} \ll 2$	UNSIGNED COMPARISON pseudo-instruction
✓ BGEZ $R_s, Offset_{16}$	IF $R_s \geq 0$ THEN $PC += Offset_{16} \ll 2$	000001sssss000010000000000000000000
BGT $R_s, R_t, Offset_{16}$	IF $R_s > R_t$ THEN $PC += Offset_{16} \ll 2$	SLT \$at, R_t, R_s BNE \$0, \$at, $Offset_{16}$
BGT $R_s, Imm, Offset_{16}$	IF $R_s > Imm$ THEN $PC += Offset_{16} \ll 2$	pseudo-instruction
BGTU $R_s, R_t, Offset_{16}$	IF $R_s > R_t$ THEN $PC += Offset_{16} \ll 2$	UNSIGNED COMPARISON SLTU \$at, R_t, R_s BNE \$0, \$at, $Offset_{16}$
BGTU $R_s, Imm, Offset_{16}$	IF $R_s > Imm$ THEN $PC += Offset_{16} \ll 2$	UNSIGNED COMPARISON pseudo-instruction
✓ BGTZ $R_s, Offset_{16}$	IF $R_s > 0$ THEN $PC += Offset_{16} \ll 2$	000111sssss000000000000000000000000
BLT $R_s, R_t, Offset_{16}$	IF $R_s < R_t$ THEN $PC += Offset_{16} \ll 2$	SLT \$at, R_s, R_t BNE \$0, \$at, $Offset_{16}$
BLT $R_s, Imm, Offset_{16}$	IF $R_s < Imm$ THEN $PC += Offset_{16} \ll 2$	pseudo-instruction
BLTU $R_s, R_t, Offset_{16}$	IF $R_s < R_t$ THEN $PC += Offset_{16} \ll 2$	UNSIGNED COMPARISON SLTU \$at, R_s, R_t BNE \$0, \$at, $Offset_{16}$
BLTU $R_s, Imm, Offset_{16}$	IF $R_s < Imm$ THEN $PC += Offset_{16} \ll 2$	UNSIGNED COMPARISON pseudo-instruction
✓ BLTZ $R_s, Offset_{16}$	IF $R_s < 0$ THEN $PC += Offset_{16} \ll 2$	000001sssss000000000000000000000000
BLE $R_s, R_t, Offset_{16}$	IF $R_s \leq R_t$ THEN $PC += Offset_{16} \ll 2$	SLT \$at, R_t, R_s BEQ \$0, \$at, $Offset_{16}$
BLE $R_s, Imm, Offset_{16}$	IF $R_s \leq Imm$ THEN $PC += Offset_{16} \ll 2$	pseudo-instruction
BLEU $R_s, R_t, Offset_{16}$	IF $R_s \leq R_t$ THEN $PC += Offset_{16} \ll 2$	UNSIGNED COMPARISON SLTU \$at, R_t, R_s BEQ \$0, \$at, $Offset_{16}$
BLEU $R_s, Imm, Offset_{16}$	IF $R_s \leq Imm$ THEN $PC += Offset_{16} \ll 2$	UNSIGNED COMPARISON pseudo-instruction
✓ BLEZ $R_s, Offset_{16}$	IF $R_s \leq 0$ THEN $PC += Offset_{16} \ll 2$	000110sssss000000000000000000000000
✓ J $Address_{26}$	$PC = PC[31-28] \&& Address_{26} \ll 2$	000010AAAAAAAAAAAAAA
✓ JAL $Address_{26}$	$\$ra = PC + 4$ $PC = PC[31-28] \&& Address_{26} \ll 2$	000011AAAAAAAAAAAAAA
✓ JR R_s	$PC = R_s$	000000sssss0000000000hhhh001000
✓ JALR R_s	$\$ra = PC + 4$ $PC = R_s$	000000sssss0000011111hhhh001001
✓ JALR R_d, R_s	$R_d = PC + 4$ $PC = R_s$	000000sssss00000dddddhhhh001001

CPU Trap Instructions[back to top](#)

✓ SYSCALL	perform a system call	00000cccccccccccccccccc001100
✓ BREAK	trigger a breakpoint	00000cccccccccccccccccc001101

Instruction	Description		Encoding
✓ TEQ R_s, R_t	IF $R_s == R_t$ THEN trigger a breakpoint		000000sssssttttccccccccc110100
✓ TEQI R_s, Imm_{16}	IF $R_s == Imm_{16}$ THEN trigger a breakpoint		000001sssss01100IIIIIIIIIIII
✓ TNE R_s, R_t	IF $R_s != R_t$ THEN trigger a breakpoint		000000sssssttttccccccccc110110
✓ TNEI R_s, Imm_{16}	IF $R_s != Imm_{16}$ THEN trigger a breakpoint		000001sssss01110IIIIIIIIIIII
✓ TGE R_s, R_t	IF $R_s >= R_t$ THEN trigger a breakpoint		000000sssssttttccccccccc110000
✓ TGEU R_s, R_t	IF $R_s >= R_t$ THEN trigger a breakpoint	UNSIGNED COMPARISON	000000sssssttttccccccccc110001
✓ TGEI R_s, Imm_{16}	IF $R_s >= Imm_{16}$ THEN trigger a breakpoint		000001sssss01000IIIIIIIIIIII
✓ TGEIU R_s, Imm_{16}	IF $R_s >= Imm_{16}$ THEN trigger a breakpoint	UNSIGNED COMPARISON	000001sssss01001IIIIIIIIIIII
TGT R_s, R_t	IF $R_s > R_t$ THEN trigger a breakpoint		pseudo-instruction
TGTU R_s, R_t	IF $R_s > R_t$ THEN trigger a breakpoint	UNSIGNED COMPARISON	pseudo-instruction
TGTI R_s, Imm_{16}	IF $R_s > Imm_{16}$ THEN trigger a breakpoint		pseudo-instruction
TGTIU R_s, Imm_{16}	IF $R_s > Imm_{16}$ THEN trigger a breakpoint	UNSIGNED COMPARISON	pseudo-instruction
✓ TLT R_s, R_t	IF $R_s < R_t$ THEN trigger a breakpoint		000000sssssttttccccccccc110010
✓ TLTU R_s, R_t	IF $R_s < R_t$ THEN trigger a breakpoint	UNSIGNED COMPARISON	000000sssssttttccccccccc110011
✓ TLTI R_s, Imm_{16}	IF $R_s < Imm_{16}$ THEN trigger a breakpoint		000001sssss01010IIIIIIIIIIII
✓ TLTIU R_s, Imm_{16}	IF $R_s < Imm_{16}$ THEN trigger a breakpoint	UNSIGNED COMPARISON	000001sssss01011IIIIIIIIIIII
TLE R_s, R_t	IF $R_s <= R_t$ THEN trigger a breakpoint		pseudo-instruction
TLEU R_s, R_t	IF $R_s <= R_t$ THEN trigger a breakpoint	UNSIGNED COMPARISON	pseudo-instruction
TLEI R_s, Imm_{16}	IF $R_s <= Imm_{16}$ THEN trigger a breakpoint		pseudo-instruction
TLEIU R_s, Imm_{16}	IF $R_s <= Imm_{16}$ THEN trigger a breakpoint	UNSIGNED COMPARISON	pseudo-instruction

CPU Control Instructions[back to top](#)

NOP	do nothing	00000000000000000000000000000000
		SLL \$0, \$0, 0

[back to top](#)

System Services

The mipsy emulator provides a number of mechanisms for interacting with the host system, to provide input and output, file operations, and other miscellaneous services, which we refer to as "system calls" or "syscalls". These are invoked via the `syscall` instruction after storing the service code in the register `$v0`.

<code>\$v0 = Arguments</code>	<code>Result</code>	<code>Description</code>	
back to top			
Printing Values			
1	<code>\$a0 : int</code>	<code>print_int</code> : Print the integer in <code>\$a0</code> to the console as a signed decimal.	
2	<code>\$f12 : float</code>	<code>print_float</code> : Print the float in <code>\$f12</code> to the console as a <code>%.8f</code> .	
3	<code>\$f12 / \$f13 : double</code>	<code>print_double</code> : Print the double in <code>\$f12 / \$f13</code> to the console as a <code>%.18g</code>	
4	<code>\$a0 : char *</code>	<code>print_string</code> : Print the nul-terminated array of bytes referenced by <code>\$a0</code> to the console as an ASCII string.	
11	<code>\$a0 : char</code>	<code>print_character</code> : Print the character in <code>\$a0</code> , analogous to putchar .	
Reading Values			
5	<code>\$v0 : int</code>	<code>read_int</code> : Read an integral value from the console, with atoi 's semantics, into register <code>\$v0</code>	
6	<code>\$f0 : float</code>	<code>read_float</code> : Read a floating-point value from the console, with atof 's semantics, into register <code>\$f0</code>	
7	<code>\$f0 / \$f1 : double</code>	<code>read_double</code> : Read a double-precision floating-point value from the console, with atof 's semantics, into registers <code>\$f0 / \$f1</code>	
8	<code>\$a0 : char * ; \$a1 : int</code>	<code>read_string</code> : Read a string into the provided buffer (referenced by <code>\$a0</code>); up to <code>size</code> (given in <code>\$a1</code>) bytes are read, and the result is nul-terminated.	
12	<code>\$v0 : char</code>	<code>read_character</code> : Read the next character from the console into register <code>\$v0</code> ; analogous to getchar	
File Manipulation			
13	<code>\$a0 : char * ; \$a1 : int ; \$a2 : mode_t</code>	<code>open</code> : Open the file specified by <code>name</code> (referenced by <code>\$a0</code>) in a particular access mode as specified by <code>flags</code> (given by <code>\$a1</code>), and, if it is to be created, with mode <code>mode</code> (given by <code>\$a2</code>). Returns a <code>file descriptor</code> , a small non-negative <code>int</code> . Effectively, open .	
14	<code>\$a0 : fd ; \$a1 : void * ; \$a2 : int</code>	<code>read</code> : On the file given by the file descriptor <code>fd</code> (given in <code>\$a0</code>), read <code>len</code> bytes (given by <code>\$a2</code>) into <code>buffer</code> (given by <code>\$a1</code>). Returns the number of bytes read, or -1 if an error occurred. Effectively, read .	
15	<code>\$a0 : fd ; \$a1 : void * ; \$a2 : int</code>	<code>write</code> : On the file given by the file descriptor <code>fd</code> (given in <code>\$a0</code>), write <code>len</code> bytes (given by <code>\$a2</code>) from <code>buffer</code> (given by <code>\$a1</code>). Returns the number of bytes written, or -1 if an error occurred. Effectively, write .	
16	<code>\$a0 : fd</code>	<code>close</code> : Close the file given by the file descriptor <code>fd</code> (given in <code>\$a0</code>). Returns 0 if successful, or -1 if an error occurred. Effectively, close .	
Process Services			
9	<code>\$a0 : int</code>	<code>sbrk</code> : Extend the <code>.data</code> segment by adding <code>\$a0</code> bytes; a primitive useful for, e.g., implementing malloc	
10		<code>exit</code> : The program exits with code 0.	
17	<code>\$a0 : int</code>	<code>exit2</code> : The program exits with code (given in <code>\$a0</code>).	

Directives

[back to top](#)

The mipsy assembler supports a number of directives, which allow things to be specified at assembly time.

Directive	Description
.text	the instructions following this directive are placed in the <code>text</code> segment of memory
.data	the data defined following this directive is placed in the <code>data</code> segment of memory
.ktext	the instructions following this directive are placed in the <code>kernel text</code> segment of memory
.kdata	the data defined following this directive is placed in the <code>kernel data</code> segment of memory
.align <i>N</i>	arrange that the next datum is stored with appropriate alignment (that the lower <i>N</i> bits of its address are set to zero) by inserting enough padding — nearly always automatically done; a half word requires <code>.align 1</code> (for two bytes), a word requires <code>.align 2</code> (for four bytes), and a double requires <code>.align 3</code> (for eight bytes).
.ascii "string"	store an ASCII string <i>without</i> a '\0'-terminator at the next location(s) in the current data segment. nearly always not what you want; use <code>.asciiz</code> instead!
.asciiz "string"	store a '\0'-terminated ASCII string at the next location(s) in the current data segment
.space <i>n</i>	allocate <i>n</i> uninitialised bytes of space at the next location in the current segment
.byte <i>val</i> [, ...]	store values in successive byte(s) at the next location(s) in the current segment
.half <i>val</i> [, ...]	store values in successive half word(s) at the next location(s) in the current segment
.word <i>val</i> [, ...]	store values in successive word(s) at the next location(s) in the current segment
.float <i>val</i> [, ...]	store values in successive float(s) at the next location(s) in the current segment
.double <i>val</i> [, ...]	store values in successive double(s) at the next location(s) in the current segment
.globl <i>label</i> [, ...]	Declare the listed label(s) as global to enable referencing from other files

Further documentation

[back to top](#)

- [MIPS32 Quick Reference](#)
- [MIPS32 Instruction Reference](#)

COMP1521 24T2: Computer Systems Fundamentals is brought to you by

the [School of Computer Science and Engineering](#)

at the [University of New South Wales](#), Sydney.

For all enquiries, please email the class account at cs1521@cse.unsw.edu.au

CRICOS Provider 00098G