Here the instruction format uses Only One address format

eg :-

LOAD X // ACC ← M [X]

ADD X // ACC ← ACC + M [X]

General Registor :

It is a set of GPR (R_0, R_1, R_2, ... R_{n-1}) and is most whitely accepted model for Computer Architecture because it needs 2 or 3 (TWO or THREE) According to our need.

eg :-

ADD R_1, R_2, R_3 // R_1 ← R_2 ← R_3

They Can be reduced from 3 to 2 address format if the destination registor is same as the source registor

STACK Organization :

The Operants are put into the stack and the operation is Carried out in top of the STACK (TOS)

Here the

PUSH and POP are used to Communicate with in the STACK, which requires an address feild.

eg :-

PUSH - A

PUSH - B

ADD

POP C