
## **Operating System CP4**

## 許木羽 / 111000177




The semaphore like CP3, however there is an extra semaphore variable to take turn for the producer. Here as one producer output ABCDEFG..., and the other producer output 01234..., my fairness system is to output everything in turn, so the expected output will be:


## A0B1C2D3E4F5...

There will be new 2 semaphore variable, let say variable A and B. For producer 1, it needs to wait the signal from A and then after finishing sending signal B. Producer 2 will wait for the signal B and then after finish, send the signal A. Therefore, the turn will be correct.


	Value Global	Global Defined In Module
C:	00000014 _Producer1	test3preempt
C:	00000065 _Producer2	test3preempt
C:	000000B6 _Consumer	test3preempt
C:	000000F7 _main	test3preempt
C:	0000011Bsdcc_gsinit_startup	test3preempt
C:	0000011Fmcs51_genRAMCLEAR	test3preempt
C:	00000120mcs51_genXINIT	test3preempt
C:	00000121mcs51_genXRAMCLEAR	test3preempt
C:	00000122 _timer0_ISR	test3preempt
C:	00000126 _Bootstrap	preemptive
C:	0000014C _ThreadCreate	preemptive
<b>C</b> :	000001C9 _ThreadYield	preemptive
C:	00000223 _ThreadExit	preemptive
<b>C</b> :	00000239 _myTimer0Handler	preemptive



Above image is producer 1 first iteration and below is the second iteration. From the image, we can see that the first will not stall while the second will stall. This is because the producer 1 already did the output and haven't wait for the producer 2 to output. After some stalling it will go do the producer 2 first as below image



Below is the consumer



First image is the consumer get stalled, and below is the consumer succeed from the full signal.

Makefile preemptive.asm c preemptive.c c preemptive.h preemptive.lst preemptive.rel preemptive.rst preemptive.sym test3preempt.asm c test3preempt.c test3preempt.hex test3preempt.lk test3preempt.lst test3preempt.map test3preempt.mem test3preempt.rel test3preempt.rst test3preempt.sym