4 Stage Pipelined Multimedia Unit Design with VHDL

ESE 345

Fall 2024

Professor Mikhail Dorojevets


Naafiul Hossain and Muhammed Sharjeel

### **Introduction and Goal:**

ESE 345, *Computer Architecture*, is a course at Stony Brook University that focuses on processor design, memory structure, and advanced system design concepts. The course culminates in a capstone project: designing a pipelined multimedia processing unit using a hardware description language of our choice—in this case VHDL. Additionally, we were tasked with developing a custom assembler program tailored to our hardware design—C++.

The final evaluation required us to test, validate, and present our work to a teaching assistant. During the presentation, we demonstrated our assembler's functionality by converting a MIPS-style assembly program—provided by the TA—into binary machine code. We showcased the execution of the code and highlighted the memory addresses where results were stored.

The project is broken into eight key units as shown in this illustration:



**Multimedia ALU**: Takes up to three inputs from the Register File, and calculates the result based on the current instruction to be performed. The ALU must be implemented as behavioral model in VHDL or continuous assignment (dataflow models in Verilog).

**Register File**: The register file has 32 128-bit registers. On any cycle, there can be 3 reads and 1 write. When executing instructions, each cycle two/three 128-bit register values are read, and one 128-bit result can be written if a write signal is valid. This register write signal must be explicitly declared so it can be checked during simulation and demonstration of your design. The register module must be implemented as a behavioral model in VHDL (dataflow/RTL model in Verilog).

**Instruction Buffer**: The instruction buffer can store 64 25-bit instructions. The contents of the buffer should be loaded by the testbench instructions from a test file at the start of simulation. On each cycle, the instruction specified by the Program Counter (PC) is fetched, and the value of PC

is incremented by 1. The Instruction Buffer module must be implemented as a behavioral model in VHDL (dataflow/RTL model in Verilog).

**Forwarding Unit**: Every instruction must use the most recent value of a register, even if this value has not yet been written to the Register File. Be mindful of the ordering of instructions; the most recent value should be used, in the event of two consecutive writes to a register, followed by a read from that same register. Your processor should never stall in the event of hazards. Take extra care of which instructions require forwarding, and which ones do not. Namely, NOP and the instructions with Immediate fields do not contain one/two register sources. Only valid data and source/destination registers should be considered for forwarding.

**Four-Stage Pipelined Multimedia Unit**: Clock edge-sensitive pipeline registers separate the IF, ID, EXE, and WB stages. Data should be written to the Register File after the WB Stage. All instructions (including li) take four cycles to complete. This pipeline must be implemented as a structural model with modules for each corresponding pipeline stages and their interstage registers. Four instructions can be at different stages of the pipeline at every cycle.

**Testbench**: This module loads the instruction buffer using data loaded from a file, begins simulation, and upon completion, compares the contents of the register file to a file containing the expected results. This expected results file does not need to be auto-generated. Instead, this can be manually entered when designing a test program. This must be implemented as a behavioral model.

**Assembler**: This is a separate program written in any language your team prefers (i.e. Java, C++, Python). Its purpose is to convert an assembly file to the binary format for the Instruction Buffer. This assembler does not need to be robust, and can assume very specific syntax rules that you as a team decide.

**Results File**: This file must show the status of the pipeline for each cycle during program execution. It should include the opcodes, input operand, and results of the execution of instructions, as well as all relevant control signals and forwarding information. This should be carried out by your testbench.


### **Instruction Format**


The instruction format for the Multimedia Unit is designed to support three distinct types of instructions: I-type, R3-type, and R4-type, each with a unique structure. I-type instructions are 24 bits long and are identified by a 1 in the 23rd bit. They include a 16-bit immediate value (bits 20–5) that is loaded into the

rd register specified by bits 4–0. Additionally, bits 22–21 indicate the byte of the rd register where the immediate value will be placed. This format allows for efficient handling of immediate data operations.

R3-type instructions, also 24 bits, are characterized by the 00 in bits 23–22. These instructions include a 7-bit opcode (bits 21–15) that specifies the operation to be performed, and three registers: rs2, rs1, and rd, represented by bits 14–10, 9–5, and 4–0, respectively. This format supports operations that require two source registers and one destination register, making it suitable for arithmetic and logical computations. The clear structure ensures accurate decoding and execution within the pipeline.

R4-type instructions expand on the R3 format by adding a field for additional functionality. Identified by 01 in bits 23–22, this format includes MA/MS/I/h bits in positions 21–20 to select specific operations. It uses four registers: rs3 (bits 19–15), rs2 (bits 14–10), rs1 (bits 9–5), and rd (bits 4–0), enabling more complex instructions. The structured approach across these three formats allows the pipeline to efficiently process diverse instruction sets, optimizing performance and reducing execution time.





## Logic Implementation:


The system implementation involved several critical components working in harmony to create a functional Pipelined Multimedia Unit (PMU). The testbench played a central role, programming the instruction buffer, providing clock and reset signals, and validating results by comparing the processor's memory with expected outputs.

It operated in three states (resetting, program control, and normal operation) feeding instructions into program memory during the programming state and generating debug messages for any discrepancies. The instruction buffer managed up to 64 instructions, propagating instruction flags and signaling when the program was complete. It ensured proper sequencing of instructions through pipelining stages, using a forwarding register for spacing and accurate handoff of instruction data.

The register file handled data storage and retrieval for arithmetic operations while mitigating hazards through write-back checks. It outputs data based on instruction types, supporting seamless integration with the pipeline. Forwarding registers in the instruction fetch and decode stages ensured proper data flow, maintaining pipeline spacing and forwarding valid instruction flags. Throughout, verification strategies emphasized transparency and accuracy, leveraging step-by-step memory checks against expected results. This robust design, paired with effective debugging and validation, ensured the PMU met its functional and performance objective

### Assembler:

Our program, written in C++, is a MIPS assembly to machine code translator. It reads MIPS assembly instructions from an input file (assemblerN.txt), converts each instruction or register to its corresponding machine code using a predefined mapping stored in a std::map, and writes the resulting machine code to an output file (Nmachine\_code.txt). The code includes a function to translate decimal numbers into 16-bit binary for immediate values and another function to map assembly instructions or registers to machine code strings. Each line in the input file is processed word by word: numeric values are converted to binary, and assembly instructions or registers are matched in the map for translation. The resulting machine code for each line is padded to 25 characters before being written to the output file. The program uses file handling, string manipulation, and the STL (Standard Template Library) to achieve efficient translation.




## Forwarding:

The forwarding logic in the execute module is implemented by dynamically comparing specific fields of the current instruction's opcode (EXin\_opcode) with the forwarded instruction's opcode (opcode\_fwd). It identifies data hazards by matching relevant bits and uses the forwarded result (rd\_fwd) to supply the appropriate operand (rs1, rs2, or rs3). The logic categorizes hazards into three types: **LI hazards**, which focus on the lower bits of the opcode to detect dependencies on rs1; **R4 hazards**, which resolve dependencies for multi-operand instructions by comparing higher-order opcode bits with all three operands; and **R3 hazards**, which handle simpler two-operand instructions by selectively forwarding to rs1 or rs2. If a match is found and the forwarded instruction is valid (Valid\_Instruction\_In\_FWD = '1'),

the corresponding operand is replaced with rd\_fwd. If no hazard is detected, the inputs pass through to the outputs unchanged, ensuring seamless operation.

This logic works because it resolves data dependencies dynamically during the execution stage of a pipeline, eliminating the need for stalls. By forwarding results directly from a later stage to an earlier stage, the module avoids delays caused by waiting for register writes. This implementation is efficient and ensures the pipeline continues executing instructions without interruption. The decision-making process is driven by specific opcode patterns, which precisely identify when and where forwarding is needed. This mechanism works because it leverages the structure of pipelined execution, where instructions in different stages have predictable dependencies, allowing forwarding to mitigate data hazards without additional complexity.




(The imagine above shows data forwarding in our Pipeline: This waveform diagram illustrates the forwarding of operand values (highlighted in the S3\_ForwardedData signal) from later stages back to the Execute stage to resolve data dependencies, demonstrating how operand values are reused immediately in subsequent operations to avoid pipeline stalls and maintain computational efficiency)

### Four instructions-PIPELINE


In this waveform that we generated, we're looking at a snapshot of a microprocessor's pipelining process, which allows multiple instructions to be processed simultaneously at different stages. Here, pipelining is illustrated through the S1\_PC and S1\_NextInstruction signals, showing where in the pipeline instructions are currently positioned. The S1\_PC indicates the program counter for the instruction being processed, and S1\_NextInstruction represents the address of the next instruction to be fetched. Meanwhile, the S2\_Instruction seems to be idle at this point, indicating that it's either waiting for new instructions to

arrive from the fetch stage or there is a stall in the pipeline. This simultaneous handling of instructions at different stages optimizes throughput and efficiency, as while one instruction is being decoded, another can be fetched, reducing idle times and increasing the overall speed of the processing.




# **Block Diagrams**


Alu:




Instruction Buffer:




#### Instruction Decode:




#### Execute:




CPU/PMU/Central control unit:





RF:



# Waveform Stimulations:

### Load:

80000008000000800000080000000
00007FFF00007FFF00007FFF
00007FFF00007FFF00007FFF
061E1E0
800000080000000F0F000080000000

NOP:

		•	•
00000000000	000000	000000000	000000
0000000000	000000	000000000	000000
00000000000	000000	000000000	000000
	18000	000	
00000000000	000000	000000000	000000

SLHI: (ex. shift 6)

0F0F0F	0F0F0F0F0F0F0F0F0F0F0F0F0F
00007F	FF00007FFF00007FFF00007FFF
00007F	FF00007FFF00007FFF00007FFF
	1809820
C3C0C3	C0C3C0C3C0C3C0C3C0C3C0C3C0

AU:

. .

			<u>.</u>
FFFF0001F1F	1F17474	474748989	898989
FERREFERRA	100050	250001000	001010
FF00FFFF001	1000106	010001000	001010
00000000000	0000000	00000000	000000
	18100	00	
FF000000F20	2F18375	64749989	899999

CNT1H:

FFFF0001F1	LF1F17474	4747489898	398989
0000000000	00000000	9000000000	900000
0000000000	00000000	9000000000	000000
	18180	00	
0010000100	00000A00	0080007000	060006

### AHS:

FFFF0001F1F1F1747474748989898989
FF00FFFF0011000F00F0001000001010
000000000000000000000000000000000000000
1820000
FEFF0000F202F1837564749989899999

AND:

1 1 1

FFFF0001F1F1F1747474748989898989
FFFF0000FFFF0000FFFF0000
000000000000000000000000000000000000000
1828000
FFFF0000F1F100007474000089890000

BCW:

		-	
FFFF0001F1F1	F174747	474898989	98989
000000000000	0000000	000000000	0000
000000000000	9999999	000000000	00000
	1830000	)	
898989898989	8989898	989898989	98989

#### MAXWS:

FFFF0001F1F1F1747474748989898989
020000060000000400000100100007FD
000000000000000000000000000000000000000
1838000
020000060000000474747489100007FD

### MINWS:

### MLHU:

00FF0F00FFDC001409C4003FC0618142
F8F8F8FFC7C7C7FE3E3E3FF1F1F1F1F1
000000000000000000000000000000000000000
1848000
0E96F100000F9FD8000FBC4F7A28D122

### MLHCU:

00FF0F00FFDC001409C4003FC0618142	
F8F8F8FFC7C7C7FE3E3E3FF1F1F1F1F1	
F8F8F8FFC7C7C7FE3E3E3FF1F1F1F1F1	
1857400	
0001B3000000024400000723000EA47A	

OR:

		'	
FFFF0001F1F	1F17474	1747489898	398989
FFFF0000FFF	F0000FF	FF0000FFF	F0000
00000000000	0000000	0000000000	00000
	18580	00	
FFFF0001FFF	FF174FF	FF7489FFF	F8989

CLZH:

00FF0F00FFDC001409C4003FC0618142
F8F8F8FFC7C7C7FE3E3E3FF1F1F1F1F1
F8F8F8FFC7C7C7FE3E3E3FF1F1F1F1F1
1860000
000800040000000B0004000A00000000

RLH:

 •	<u> </u>
00FF0F00FFDC001409C4003FC0618142	
00000001000200060009000B000D000F	
F8F8F8FFC7C7C7FE3E3E3FF1F1F1F1F1	
1868000	
00FF1E00FF7305008813F801380C40A1	

SFWU:

FFFF0001F1F1F1747474748989898989 0000FFF0F0F103F45450000FFFF0387 0000000000000000000000000000000

1870000 0001FFFE1D1D1ECBD0D08B77767579FE

SFHS:

4.2 Multiply-Add and Multiply-Subtract R4-Instruction Format

Signed Integer Multiply-Add Low with Saturation:

0000000400000004800000007FFFFFD
0000006000000040000001000007FD
00000080000001000080000006FFE
1000000
0000003400000008800000007FFFFFF

Signed Integer Multiply-Add High with Saturation:

0000004000000480000007FFFFFD	
000600000040000001000007FD0000	
00080000001000080000006FFE0000	
1100000	
0000003400000008800000007FFFFFF	

Signed Integer Multiply-Subtract Low with Saturation:

0000000480000000800000007FFFFFD 000000060000000400000001000007FD 00000008000000010000800000006FFE 1200000 800000007FFFFFFC800080007C815FF7 Signed Integer Multiply-Subtract High with Saturation: 0000000480000000800000007FFFFFD 00060000000400000001000007FD0000 0008000000010000800000006FFE0000 1300000 800000007FFFFFFC800080007C815FF7 Signed Long Multiply-Add Low with Saturation: 75FFEFDFF53F4FF08000000000400FE 00000072000000030000000083289192 97000001000000010000000000832910 1400000 75FFEFDFF53F4FF38000000000000000

Signed Long Multiply-Add High with Saturation:

75FFEFDFF53F4FF08000000000400FEF
00000003000000728328919200000000
0000001970000010083291000000000
1500000
75FFEFDFF53F4FF38000000000000000

Signed Long Multiply-Subtract Low with Saturation:

800000007FFFFFF0000000083289192
000000007FFFFFF0000000083289192
000000007F00000F0000000000832910
1600000
407FFFF97F00000E003FF64453991672

Signed Long Multiply-Subtract High with Saturation:

75FFEFDFF53F4FF08000000000400FEF
00000072000000030000000083289192
97000001000000010000000000832910
1700000
75FFF00EB73F4F7E8000000000400FEF

## Conclusions/Final statements:

In conclusion, our multimedia processing unit effectively processes instructions, adhering to the principles of pipelining and using techniques such as forwarding when facing hazards. Utilizing VHDL allowed us to implement complex logic for handling various operational scenarios.

While most instructions were executed efficiently, some required additional verification to ensure accuracy and performance optimization. This project not only reinforced our understanding of complex architecture concepts but also provided practical experience in troubleshooting and enhancing processor functionality with VHDL.

Through this course and final project, we have gained significant insights into the operational challenges and considerations involved in designing and implementing a pipelined system, laying a solid foundation for future explorations in computer architecture