```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.NUMERIC STD.all;
ENTITY scsi_init_send_1 IS
  PORT (
    INPUT
           : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    OUTPUT : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
    STATE : OUT STD_LOGIC_VECTOR(1 DOWNTO 0); RSTATE : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
           : IN STD_LOGIC;
    RESET
    IN_DELAY : IN STD_LOGIC;
    OUT_DELAY : OUT STD_LOGIC
END ENTITY scsi_init_send_1;
ARCHITECTURE ALC XMS OF scsi init send 1 IS
COMPONENT FGC Block IS
  PORT (
    INPUT
           : IN STD LOGIC VECTOR(5 DOWNTO 0);
    OUTPUT : OUT STD LOGIC
END COMPONENT;
COMPONENT NSTATE_Block IS
  PORT (
           : IN STD LOGIC VECTOR(5 DOWNTO 0);
    OUTPUT : OUT STD_LOGIC_VECTOR(1 DOWNTO 0)
END COMPONENT;
COMPONENT OUT_Block IS
  PORT (
           : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
    OUTPUT : OUT STD_LOGIC_VECTOR(1 DOWNTO 0)
END COMPONENT;
COMPONENT D Latch IS
  Port (
    EN : in STD LOGIC;
       : in STD LOGIC;
      : out STD LOGIC
END COMPONENT;
  SIGNAL SSTATE : STD LOGIC VECTOR(1 DOWNTO 0);
  SIGNAL SNSTATE: STD LOGIC VECTOR(1 DOWNTO 0);
  SIGNAL SLSTATE: STD LOGIC VECTOR(1 DOWNTO 0);
  SIGNAL SSOUT : STD LOGIC VECTOR(1 DOWNTO 0);
  SIGNAL SOUT
                : STD LOGIC VECTOR(1 DOWNTO 0);
BEGIN
B1: FGC_Block
                  PORT MAP(INPUT & SSTATE, OUT_DELAY);
B2: NSTATE_Block PORT MAP(INPUT & SSTATE, SNSTATE);
B3: OUT_Block PORT MAP(INPUT & SSTATE, SOUT);
STT0: D_Latch
                  PORT MAP(IN_DELAY OR RESET, SLSTATE(0), SSTATE(0));
STT1: D Latch
                  PORT MAP(IN_DELAY OR RESET, SLSTATE(1), SSTATE(1));
OUTO: D_Latch
                  PORT MAP(SSOUT(0) XOR SOUT(0), SOUT(0), OUTPUT(0));
OUT1: D_Latch
                  PORT MAP(SSOUT(1) XOR SOUT(1), SOUT(1), OUTPUT(1));
  PROCESS(INPUT, RSTATE, RESET, IN_DELAY)
  BEGIN
    OUTPUT <= SSOUT;
    IF (RESET = '1') THEN
      SLSTATE <= RSTATE;
      SLSTATE <= SNSTATE;
    END IF;
    STATE <= SSTATE;
  END PROCESS;
END ALC_XMS;
```