```
library IEEE;
 1
      use IEEE.std logic 1164.all;
      use IEEE.NUMERIC_STD.all;
 3
      ENTITY biu_dma2fifo IS
        PORT (
 6
           INPUT : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
OUTPUT : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
STATE : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
 8
            RSTATE : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
10
            RESET : IN STD_LOGIC;
11
           IN_DELAY : IN STD_LOGIC;
OUT_DELAY : OUT STD_LOGIC
12
14
15
      END ENTITY biu_dma2fifo;
16
      ARCHITECTURE ALC_XMS OF biu_dma2fifo IS
17
18
19
      COMPONENT FGC_Block IS
        PORT (
20
           INPUT : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
OUTPUT : OUT STD_LOGIC
21
22
      );
END COMPONENT;
23
24
25
      COMPONENT NSTATE Block IS
26
        PORT (
27
           INPUT : IN STD LOGIC VECTOR(7 DOWNTO 0);
28
           OUTPUT : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
29
30
31
      END COMPONENT;
32
      COMPONENT OUT_Block IS
33
35
           INPUT : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
            OUTPUT: OUT STD_LOGIC_VECTOR(1 DOWNTO 0)
37
      END COMPONENT;
38
39
40
      COMPONENT D_Latch IS
        Port (
41
           EN : in STD_LOGIC;
42
43
           D : in STD_LOGIC;
44
           Q : out STD_LOGIC
      );
END COMPONENT;
45
46
47
        SIGNAL SSTATE: STD_LOGIC_VECTOR(3 DOWNTO 0);
SIGNAL SNSTATE: STD_LOGIC_VECTOR(3 DOWNTO 0);
SIGNAL SLSTATE: STD_LOGIC_VECTOR(3 DOWNTO 0);
SIGNAL SSOUT : STD_LOGIC_VECTOR(1 DOWNTO 0);
SIGNAL SOUT : STD_LOGIC_VECTOR(1 DOWNTO 0);
48
49
50
51
52
53
      B1: FGC_Block
                            PORT MAP(INPUT & SSTATE, OUT_DELAY);
      B2: NSTATE_Block PORT MAP(INPUT & SSTATE, SNSTATE);
B3: OUT_Block PORT MAP(INPUT & SSTATE, SOUT);
56
      B3: OUT_Block
      STT0: D_Latch
                             PORT MAP(IN_DELAY OR RESET, SLSTATE(0), SSTATE(0));
      STT1: D_Latch
                             PORT MAP(IN_DELAY OR RESET, SLSTATE(1), SSTATE(1));
PORT MAP(IN_DELAY OR RESET, SLSTATE(2), SSTATE(2));
PORT MAP(IN_DELAY OR RESET, SLSTATE(3), SSTATE(3));
60
      STT2: D_Latch
      STT3: D_Latch
61
62
      OUT0: D_Latch
                             PORT MAP(SSOUT(0) XOR SOUT(0), SOUT(0), OUTPUT(0));
      OUT1: D_Latch
                            PORT MAP(SSOUT(1) XOR SOUT(1), SOUT(1), OUTPUT(1));
63
64
65
         PROCESS(INPUT, RSTATE, RESET, IN_DELAY)
66
         BEGIN
           OUTPUT <= SSOUT;
67
           IF (RESET = '1') THEN
SLSTATE <= RSTATE;</pre>
68
69
            ELSE
70
             SLSTATE <= SNSTATE;</pre>
71
           END IF;
STATE <= SSTATE;</pre>
72
73
        END PROCESS;
74
     END ALC_XMS;
```