| SOLUTIONS TO HOMEWORK 2 (Gall 2014)  | Comp 3350-002 |
|--|---------------|
| la. 00 [   00 0   2 5 5 4 3 2   1 0  |               |
| 16. The MSB is O   |               |
| 1c. 0011 0001 (31h) =3h =1h  |               |
| 2. 00000 0  5<br>+11 00    +231<br> 1 0  00 234  |               |
| 3a. 10000 100 Sign lit is 1, so find 2's complement  | E             |
| 71's Bits: 01111011  Add One: + 1  01111100 => 25 \$ +27 + 27 + 28  = 64+32+16+8+4   |               |
| So this represents (-124)  |               |
| 36. <u>0</u> 1000000 Sign bit is 0, so value is positive  2 <sup>6</sup> =6 <sup>4</sup> So this represents (6 <sup>4</sup> )  |               |
| 3c. [111111] Sign bit is 1, so take 2's complement    Sign bit is 1, so take 2's complement   Sign bit is 1, so take 2's complement   Ocoooooooooooooooooooooooooooooooooooo | £:            |
| So this represents (-1)  | Page I        |

SOLUTIONS TO HWI (Fal4), CTD

4a. 0R1 25180 212R1 2580 42 is 1010106 2/10 R1 Take 8-lit 2's complement to find the representation of -42: 2)21 RO 2/42 00101010 71/1 Bits: 11010101 Odd One: + 1 So -42 is represented as (11010110) 4h. 42 is 001010106 - see #4a 4c. 128 is 2 => 10000000, To find -128's representation, fip the bits - add one: -128 is represented as (1000 0000) 5. 3.2 GHz =  $3.2 \times 10^9$  Hz, so one clock cycle is  $3.2 \times 10^9$  seconds.  $1 \text{ ns} = 10^{-9} \text{ s}$ So:  $\frac{1}{3.2 \times 10^9} = \chi \cdot 10^{-9} \implies \chi = \frac{1}{3.2} = 0.3125 \text{ ns}$ 

| SOLUTIONS  | TO HWZ (Fa14), CTD   |
|------------|--|
| 6a. 9Ch    | ⇒ Sign lit is 1, so take 2's complement  |
|            | Flip the lits (subtract each digit from 15): 63h add one: 64h                                  |
|            | 64h = 6.16+4 = 100   |
|            | So 9Ch represents (-100)   |
| 6b. 3/4 => | Sign bit is 0  |
|            | $3 \times 16 + 1 = 49$ , so $3/h$ represents $(49)$  |
| Fa. –47    | Convert 47 to hex: $0 \in 2 = 2 = 47 = 2Fh$ $16 = 2 = 15 = Fh$ $16 = 47 = 2Fh$ $16 = 47 = 2Fh$ |
|            | Flip bits: DOh add one: DIh So -47 is represented as (DIh)                                     |
| 7b. 47 is  | 2Fh — see solution to #7a  |
| Se. No!    | (traiting NUL indicates end-of-string)   |
| 86. Yes. 0 | 11TF-8 is backwards-compatible with ASCII: Every ASCII   |
|            | g is also a valed (1) F-8 representation of the string.  |
|            | Fage 3   |

|         | IONS TO HWI (Fal4), CTO  |
|---------|--|
| 9a.     | Minimum: 0 Maxinum: 2 - 1 ≈ 9.4447 × 10 <sup>21</sup>                  |
| 96.     | Minimum: -2 Maximum: 2 -1  |
| 10.     | 70. The range of 4-bit signed integers is $[-2^3, 2^3-1] = [-8, 7]$ 11 |
| 11, 12. | See next page  |
|         |  |
|         |  |
|         |  |
|         | Fage 4   |

11. Consider the 4-bit case first. The place values are

$$\frac{-8}{-8}$$
  $\frac{-4}{4}$   $\frac{-2}{1}$   $\frac{1}{1}$ 

so the even-numbered bits (0 and 2) add to the value, while the odd-numbered bits subtract from it. So, the smallest value is  $1010_{-2} = -10$ , and the largest value is  $0101_{-2} = 5$ . Extrapolating to the 16-bit case, the smallest representable value is  $101010101010101010_{-2} = (-2)^{15} + (-2)^{13} + (-2)^{11} + ... + (-2)^{1} = -43,690$ , and the largest is  $0101010101010101 = (-2)^{14} + (-2)^{12} + (-2)^{10} + ... + (-2)^{0} = 21,845$ .

12. Joe Bob's design puts the Store Output Operand step at the "wrong" place in the FDX cycle. Consider an operation that adds two numbers, then stores the sum in memory. The ALU will add the numbers during the Execute step. The Store Output Operand step is where the sum would be stored in memory. However, Joe's step moves the Store Output Operand step *before* the Execute step. It is impossible to store the output operand if it hasn't been computed yet!

(In your answer to this problem, we were mainly looking for an indication that you understand the steps of the FDX cycle. In particular, when an input to an instruction comes from memory, it is retrieved during the Fetch Operands step; when an instruction's result is to be stored in memory, the result is computed by the ALU during the Execute step and then is stored in memory during the Store Output Operand step.)

(Don't worry if you don't get this... this is for completeness...) Now, if you're really clever, you might say, "Well, it can store the output operand during the *next* instruction cycle," like this:

- 1. Fetch instruction
- 2. Decode
- 3. (Nothing to do for Joe's step)
- 4. Execute (add the two numbers in our example)
- 5. Fetch next instruction
- 6. Decode
- 7. Joe's step (for our example, store the sum from the *previous* instruction)
- 8. Execute

Unfortunately, this still doesn't quite work, at least not with a naive implementation. A problem occurs if the output operand (the sum resulting from step #4 above) is stored to the same memory location as the next instruction to fetch (#5 above). In that case, delaying the store to step #7 would mean that the fetch (#5) would retrieve the *old* memory value, not the stored sum. So, some additional machinery would be needed to ensure that the fetch in step #5 retrieves the updated value resulting from the execute (step #4) before it is actually stored in step #7.