






Administrivia



- ▶ Exam 2 Bonus Friday, November 21, in class details in prior slide deck
 - No office hour tomorrow I'll be at a conference ask questions today
- No homework over break
- Lab after break: Write a graphical Windows application (dialog box, etc.)
- ▶ Final Exam Friday, December 12, 12:00–3:30 p.m. (more details later)

A Few Points from Last Time






- Cache sits between the processor and main memory
- Stores copies of a few blocks of main memory
- ► Eliminates some DRAM accesses ⇒ memory appears to be faster
- Caching is successful because of the **Principle of Locality**

- Main memory is divided into blocks
- Block number given by upper bits of memory address

Memory address	Data	Block identification
0000 0000 0000 0000 00 00		
0000 0000 0000 0000 00 01		Block 0
0000 0000 0000 0000 00 10		
0000 0000 0000 0000 00 11		
0000 0000 0000 0000 01 00		
0000 0000 0000 0000 01 01		Block 1
0000 0000 0000 0000 01 10		
0000 0000 0000 0000 01 11		
0000 0000 0000 0000 10 00		
0000 0000 0000 0000 10 01		Block 2
0000 0000 0000 0000 10 10		
0000 0000 0000 0000 10 11		Each gray block
Block number	1 1	Each gray block represents an addressable
	1 1	•
1 1 1 1	1 1	memory location



- ▶ **Set-associative cache:** rows of cache grouped into *sets*
- > Split bits of the block number into tag, set number

