
## **COMP3500: Translation Look-aside Buffers (TLB)**— Exercises


**Exercise 1:** We assume each page table entry is 4 bytes, the page size is 4 KB.



Given a 4KB root page table, please answer the following three questions:

- (1) How many root page table entries?
- (2) How many user page table entries?
- (3) How large is the user address space?

Exercise 2: How does the address translation work in the two-level paging system?



**Exercise 3:** Suppose you design a two-level page translation scheme where page size is 16MB and page table entry size is 16 bytes. What is the format of a 64-bit virtual address?

