




## Memory Hierarchy & Cache Memory (Part 2)

(Supplemental)



Based on Tarnoff, *Computer Organization and Design Fundamentals* (2007), Chapter 13

## Administrivia





- ▶ **Exam 2 Bonus** Friday, November 21, in class – *details in prior slide deck*
  - ▶ *No office hour tomorrow – I'll be at a conference – ask questions **today***
- ▶ No homework over break
- ▶ Lab after break: Write a graphical Windows application (dialog box, etc.)
- ▶ **Final Exam** Friday, December 12, 12:00–3:30 p.m. (more details later)

# A Few Points from Last Time



- Cache sits between the processor and main memory
- Stores copies of a few **blocks** of main memory
- Eliminates some DRAM accesses  $\Rightarrow$  memory appears to be faster
- Caching is successful because of the **Principle of Locality**

- Main memory is divided into **blocks**
- Block number given by upper bits of memory address



- Set-associative cache:** rows of cache grouped into *sets*
- Split bits of the block number into tag, set number

