



















ZHCSL06D - FEBRUARY 2008-REVISED FEBRUARY 2020

**TPS51200** 

# TPS51200 灌电流和拉电流 DDR 终端稳压器

### 特性

- 输入电压: 支持 2.5V 和 3.3V 电源轨
- VLDOIN 电压范围: 1.1V 至 3.5V
- 具有压降补偿功能的灌电流和拉电流终端稳压器
- 需要超小的输出电容 20μF (通常为 3 x 10μF MLCC),即可用于存储器终端应用(DDR)
- 用于监视输出稳压的 PGOOD
- EN 输入
- REFIN 输入允许直接或通过电阻分压器灵活进行输 入跟踪
- 远程检测 (VOSNS)
- ±10mA 缓冲基准 (REFOUT)
- 内置软启动,欠压锁定 (UVLO)和过流限制 (OCL)
- 热关断
- 支持 DDR、DDR2、DDR3、DDR3L、低功耗 DDR3 和 DDR4 VTT 应用
- 带有散热焊盘的 10 引脚超薄小外形尺寸无引线 (VSON) 封装

### 2 应用

- 用于 DDR、DDR2、DDR3、DDR3L、低功耗 DDR3 和 DDR4 的存储器终端稳压器
- 笔记本、台式机和服务器
- 电信和数据通信
- 基站
- 液晶 (LCD) 电视和等离子 (PDP) 电视
- 复印机和打印机
- 机顶盒

### 3 说明

TPS51200 器件是一款灌电流和拉电流双倍数据速率 (DDR) 终端稳压器,专门针对低输入电压、低成本、 低噪声的空间受限型系统而设计。

TPS51200 可保持快速的瞬态响应, 仅需 20μF 超低输 出电容。TPS51200 支持遥感功能,并满足 DDR、 DDR2、DDR3、DDR3L、低功耗 DDR3 和 DDR4 VTT 总线终端的所有电源要求。

此外,TPS51200 还提供一个开漏 PGOOD 信号来监 测输出稳压,并提供一个 EN 信号在 S3 (挂起至 RAM)期间针对 DDR 应用对 VTT 进行放电。


TPS51200 采用带散热焊盘的高效散热型 10 引脚 VSON 封装,具有绿色环保和无铅的特性。其额定温 度范围为 -40°C 至 +85°C。

#### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS51200	VSON (10)	3.00mm × 3.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。

#### 简化的 DDR 应用





1	特性1	8	Application and Implementation	17
2	应用 1		8.1 Application Information	17
3	说明 1		8.2 Typical Application	17
4	修订历史记录 2		8.3 System Examples	20
5	Pin Configuration and Functions	9	Power Supply Recommendations	26
6	Specifications4	10	Layout	26
-	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	26
	6.2 ESD Ratings		10.2 Layout Example	27
	6.3 Recommended Operating Conditions		10.3 Thermal Design Considerations	27
	6.4 Thermal Information	11	器件和文档支持	29
	6.5 Electrical Characteristics		11.1 器件支持	29
	6.6 Typical Characteristics		11.2 文档支持	29
7	Detailed Description 10		11.3 社区资源	29
-	7.1 Overview		11.4 商标	29
	7.2 Functional Block Diagram 10		11.5 静电放电警告	29
	7.3 Feature Description		11.6 Glossary	
	7.4 Device Functional Modes	12	机械、封装和可订购信息	29

## 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。


Changes from Original (February 2008) to Revision A

Cl	hanges from Revision C (November 2016) to Revision D	Page
•	Added "keep total REFOUT capacitance below 0.47 μF" in Pin Functions table	3
Cł	hanges from Revision B (September 2016) to Revision C	Page
•	已添加 通篇添加了对 DDR3L DRAM 技术的引用	1
•	Added DDR3L test conditions to Output DC voltage, VO and REFOUT specification	5
•	Added Figure 4	7
	Added Figure 9	8
•	Added Figure 9	
• •	Updated Figure 16 to include DDR3L data	
_	Updated Figure 16 to include DDR3L data	9
_	Updated Figure 16 to include DDR3L data	9 Page
_	Updated Figure 16 to include DDR3L data  Changes from Revision A (September 2015) to Revision B  Changed " -10 mA < I <sub>REFOUT</sub> < 10 mA" to "-1 mA < I <sub>REFOUT</sub> < 1 mA" in all test conditions for the REFOUT voltage tolerance to V <sub>REFIN</sub> specification	9 Page
CI	Updated Figure 16 to include DDR3L data	Page
CI	Updated Figure 16 to include DDR3L data  Changes from Revision A (September 2015) to Revision B  Changed " -10 mA < I <sub>REFOUT</sub> < 10 mA" to "-1 mA < I <sub>REFOUT</sub> < 1 mA" in all test conditions for the REFOUT voltag tolerance to V <sub>REFIN</sub> specification  Changed all MIN and MAX values from "15" to "12" for all test conditions for the REFOUT voltage tolerance to	Page e
<u>CI</u>	Updated Figure 16 to include DDR3L data  Changes from Revision A (September 2015) to Revision B  Changed " -10 mA < I <sub>REFOUT</sub> < 10 mA" to "-1 mA < I <sub>REFOUT</sub> < 1 mA" in all test conditions for the REFOUT voltage tolerance to V <sub>REFIN</sub> specification  Changed all MIN and MAX values from "15" to "12" for all test conditions for the REFOUT voltage tolerance to V <sub>REFIN</sub> specification  Updated Figure 19  Added REFOUT (V <sub>REF</sub> ) Consideration for DDR2 Applications section.	Page e
<u>CI</u>	Updated Figure 16 to include DDR3L data  Changes from Revision A (September 2015) to Revision B  Changed " -10 mA < I <sub>REFOUT</sub> < 10 mA" to "-1 mA < I <sub>REFOUT</sub> < 1 mA" in all test conditions for the REFOUT voltage tolerance to V <sub>REFIN</sub> specification  Changed all MIN and MAX values from "15" to "12" for all test conditions for the REFOUT voltage tolerance to V <sub>REFIN</sub> specification  Updated Figure 19	Page e

**Page** 



## 5 Pin Configuration and Functions



**Pin Functions** 

PIN	ı	I/O <sup>(1)</sup>	DESCRIPTION
NAME	NO.	1/0(1)	DESCRIPTION
EN	7	I	For DDR VTT application, connect EN to SLP_S3. For any other application, use the EN pin as the ON/OFF function.
GND	8	G	Signal ground.
PGND <sup>(2)</sup>	4	G	Power ground for the LDO.
PGOOD	9	0	Open-drain, power-good indicator.
REFIN	1	I	Reference input.
REFOUT	6	0	Reference output. Connect to GND through $0.1$ - $\mu$ F ceramic capacitor. If there is a REFOUT capacitors at DDR side, keep total capacitance on REFOUT pin below $0.47~\mu$ F. The REFOUT pin can not be open.
VIN	10	I	2.5-V or 3.3-V power supply. A ceramic decoupling capacitor with a value between 1-μF and 4.7-μF is required.
VLDOIN	2	I	Supply voltage for the LDO.
VO	3	0	Power output for the LDO.
VOSNS	5	I	Voltage sense input for the LDO. Connect to positive terminal of the output capacitor or the load.

<sup>(1)</sup> I = Input, O = Output, G = Ground

<sup>(2)</sup> Thermal pad connection. See Figure 35 in the *Thermal Design Considerations* section for additional information.



### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	REFIN, VIN, VLDOIN, VOSNS	-0.3	3.6	
Input voltage (2)	EN	-0.3	6.5	V
	PGND to GND	-0.3	0.3	
2 (2)	REFOUT, VO	-0.3	3.6	V
Output voltage (2)	PGOOD	-0.3	6.5	V
Operating junction temperature	re, T <sub>J</sub>	-40	150	°C
Storage temperature, T <sub>stg</sub>	·	<b>-</b> 55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Supply voltages	VIN	2.375	3.500	V
	EN, VLDOIN, VOSNS	-0.1	3.5	
	REFIN	0.5	1.8	
Voltage	PGOOD, VO	-0.1	3.5	V
	REFOUT	-0.1	1.8	
	PGND	-0.1	0.1	
Operating free-air temperature, T <sub>A</sub>		-40	85	°C

### 6.4 Thermal Information

		TPS51200	
	THERMAL METRIC <sup>(1)</sup>	DRC (VSON	) UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	55.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	84.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	30.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	5.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	30.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	10.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> All voltage values are with respect to the network ground terminal unless otherwise noted.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.5 Electrical Characteristics

Over recommended free-air temperature range,  $V_{VIN} = 3.3 \text{ V}$ ,  $V_{VLDOIN} = 1.8 \text{ V}$ ,  $V_{REFIN} = 0.9 \text{ V}$ ,  $V_{VOSNS} = 0.9 \text{ V}$ ,  $V_{EN} = V_{VIN}$ ,  $C_{OUT} = 3 \times 10 \ \mu\text{F}$  and circuit shown in Figure 24. (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUR	RENT					
I <sub>IN</sub>	Supply current	$T_A = 25  ^{\circ}\text{C},  V_{EN} = 3.3  \text{V},  \text{No Load}$		0.7	1	mA
		T <sub>A</sub> = 25 °C, V <sub>EN</sub> = 0 V, V <sub>REFIN</sub> = 0, No Load		65	80	
I <sub>IN(SDN)</sub>	Shutdown current	T <sub>A</sub> = 25 °C, V <sub>EN</sub> = 0 V, V <sub>REFIN</sub> > 0.4 V, No Load		200	400	μΑ
I <sub>LDOIN</sub>	Supply current of VLDOIN	T <sub>A</sub> = 25 °C, V <sub>EN</sub> = 3.3 V, No Load		1	50	μА
I <sub>LDOIN(SDN)</sub>	Shutdown current of VLDOIN	$T_A = 25$ °C, $V_{EN} = 0$ V, No Load		0.1	50	μA
INPUT CURRE	ENT				<b>I</b>	
I <sub>REFIN</sub>	Input current, REFIN	V <sub>EN</sub> = 3.3 V			1	μА
VO OUTPUT		1			<b>I</b>	
				1.25		٧
		$V_{REFOUT} = 1.25 \text{ V (DDR1)}, I_O = 0 \text{ A}$	-15		15	mV
				0.9		V
		$V_{REFOUT} = 0.9 \text{ V (DDR2)}, I_O = 0 \text{ A}$	-15		15	mV
				0.75		V
V <sub>VOSNS</sub>	Output DC voltage, VO	$V_{REFOUT} = 0.75 \text{ V (DDR3)}, I_O = 0 \text{ A}$	-15		15	mV
				0.675		V
		$V_{REFOUT} = 0.675 \text{ V (DDR3L)}, I_O = 0 \text{ A}$	-15		15	mV
				0.6		V
		$V_{REFOUT} = 0.6 \text{ V (DDR4)}, I_O = 0 \text{ A}$	-15		15	mV
V <sub>VOTOL</sub>	Output voltage tolerance to REFOUT	–2 A < I <sub>VO</sub> < 2 A	-25		25	mV
I <sub>VOSRCL</sub>	VO source current Limit	With reference to REFOUT, V <sub>OSNS</sub> = 90% × V <sub>REFOUT</sub>	3		4.5	Α
I <sub>VOSNCL</sub>	VO sink current Limit	With reference to REFOUT, V <sub>OSNS</sub> = 110% × V <sub>REFOUT</sub>	3.5		5.5	Α
I <sub>DSCHRG</sub>	Discharge current, VO	V <sub>REFIN</sub> = 0 V, V <sub>VO</sub> = 0.3 V, V <sub>EN</sub> = 0 V, T <sub>A</sub> = 25°C		18	25	Ω
POWERGOOD	COMPARATOR				<b>I</b>	
		PGOOD window lower threshold with respect to REFOUT	-23.5%	-20%	-17.5%	
$V_{TH(PG)}$	VO PGOOD threshold	PGOOD window upper threshold with respect to REFOUT	17.5%	20%	23.5%	
		PGOOD hysteresis		5%		
t <sub>PGSTUPDLY</sub>	PGOOD start-up delay	Start-up rising edge, VOSNS within 15% of REFOUT		2		ms
V <sub>PGOODLOW</sub>	Output low voltage	I <sub>SINK</sub> = 4 mA			0.4	V
t <sub>PBADDLY</sub>	PGOOD bad delay	VOSNS is outside of the ±20% PGOOD window		10		μS
I <sub>PGOODLK</sub>	Leakage current <sup>(1)</sup>	V <sub>OSNS</sub> = V <sub>REFIN</sub> (PGOOD high impedance), V <sub>PGOOD</sub> = V <sub>VIN</sub> + 0.2 V			1	μΑ
REFIN AND R	EFOUT					
V <sub>REFIN</sub>	REFIN voltage range		0.5	·	1.8	V
V <sub>REFINUVLO</sub>	REFIN undervoltage lockout	REFIN rising	360	390	420	mV
V <sub>REFINUVHYS</sub>	REFIN undervoltage lockout hysteresis			20		mV
	REFOUT voltage			REFIN		V



## **Electrical Characteristics (continued)**


Over recommended free-air temperature range,  $V_{VIN} = 3.3 \text{ V}$ ,  $V_{VLDOIN} = 1.8 \text{ V}$ ,  $V_{REFIN} = 0.9 \text{ V}$ ,  $V_{VOSNS} = 0.9 \text{ V}$ ,  $V_{EN} = V_{VIN}$ ,  $C_{OUT} = 3 \times 10 \ \mu\text{F}$  and circuit shown in Figure 24. (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$-1 \text{ mA} < I_{\text{REFOUT}} < 1 \text{ mA},$ $V_{\text{REFIN}} = 1.25 \text{ V}$	-12		12	
		$-1 \text{ mA} < I_{REFOUT} < 1 \text{ mA},$ $V_{REFIN} = 0.9 \text{ V}$	-12		12	
V <sub>REFOUTTOL</sub>	REFOUT voltage tolerance to $V_{\text{REFIN}}$	$-1 \text{ mA} < I_{REFOUT} < 1 \text{ mA},$ $V_{REFIN} = 0.75 \text{ V}$	-12		12	mV
		$ \begin{array}{l} -1 \text{ mA} < I_{REFOUT} < 1 \text{ mA}, \\ V_{REFIN} = 0.675 \text{ V} \end{array} $	-12		12	
		-1 mA < I <sub>REFOUT</sub> < 1 mA, V <sub>REFIN</sub> = 0.6 V	-12		12	
I <sub>REFOUTSRCL</sub>	REFOUT source current limit	V <sub>REFOUT</sub> = 0 V	10	40		mA
I <sub>REFOUTSNCL</sub>	REFOUT sink current limit	V <sub>REFOUT</sub> = 0 V	10	40		mA
UVLO AND E	N LOGIC THRESHOLD					
	10/10 4	Wake up, T <sub>A</sub> = 25°C	2.2	2.3	2.375	V
$V_{VINUVVIN}$	UVLO threshold	Hysteresis		50		mV
V <sub>ENIH</sub>	High-level input voltage	Enable	1.7			
V <sub>ENIL</sub>	Low-level input voltage	Enable			0.3	V
V <sub>ENYST</sub>	Hysteresis voltage	Enable		0.5		
I <sub>ENLEAK</sub>	Logic input leakage current	EN, T <sub>A</sub> = 25°C	-1		1	μА
THERMAL SH	IUTDOWN		•			
т	Thermal shutdown threshold <sup>(1)</sup>	Shutdown temperature		150		°C
T <sub>SON</sub>	mermai shuldown threshold**	Hysteresis		25		• 0



### 6.6 Typical Characteristics


 $3 \times 10$ -µF MLCCs (0805) are used on the output



### TEXAS INSTRUMENTS

### **Typical Characteristics (continued)**


 $3 \times 10$ -µF MLCCs (0805) are used on the output





### **Typical Characteristics (continued)**

 $3 \times 10$ -µF MLCCs (0805) are used on the output






### 7 Detailed Description

#### 7.1 Overview

The TPS51200 device is a sink and source double data rate (DDR) termination regulator specifically designed for low input voltage, low-cost, low-noise systems where space is a key consideration.

The device maintains a fast transient response and only requires a minimum output capacitance of 20  $\mu$ F. The device supports a remote sensing function and all power requirements for DDR, DDR2, DDR3, DDR3L, Low Power DDR3, and DDR4 VTT bus termination.

### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 7.3 Feature Description

#### 7.3.1 Sink and Source Regulator (VO Pin)

The TPS51200 is a sink and source tracking termination regulator specifically designed for low input voltage, low-cost, and low external component count systems where space is a key application parameter. The device integrates a high-performance, low-dropout (LDO) linear regulator that is capable of both sourcing and sinking current. The LDO regulator employs a fast feedback loop so that small ceramic capacitors can be used to support the fast load transient response. To achieve tight regulation with minimum effect of trace resistance, connect a remote sensing terminal, VOSNS, to the positive terminal of each output capacitor as a separate trace from the high current path from VO.

### 7.3.2 Reference Input (REFIN Pin)

The output voltage, VO, is regulated to REFOUT. When REFIN is configured for standard DDR termination applications, REFIN can be set by an external equivalent ratio voltage divider connected to the memory supply bus (VDDQ). The TPS51200 device supports REFIN voltages from 0.5 V to 1.8 V, making it versatile and ideal for many types of low-power LDO applications.



#### 7.3.3 Reference Output (REFOUT Pin)

When it is configured for DDR termination applications, REFOUT generates the DDR VTT reference voltage for the memory application. It is capable of supporting both a sourcing and sinking load of 10 mA. REFOUT becomes active when REFIN voltage rises to 0.390 V and VIN is above the UVLO threshold. When REFOUT is less than 0.375 V, it is disabled and subsequently discharges to GND through an internal 10-k $\Omega$  MOSFET. REFOUT is independent of the EN pin state.

### 7.3.4 Soft-Start Sequencing

A current clamp implements the soft-start function of the VO pin. The current clamp allows the output capacitors to be charged with low and constant current, providing a linear ramp-up of the output voltage. When VO is outside of the powergood window, the current clamp level is one-half of the full overcurrent limit (OCL) level. When VO rises or falls within the PGOOD window, the current clamp level switches to the full OCL level. The soft-start function is completely symmetrical and the overcurrent limit works for both directions. The soft-start function works not only from GND to the REFOUT voltage, but also from VLDOIN to the REFOUT voltage.

#### 7.3.5 Enable Control (EN Pin)

When EN is driven high, the VO regulator begins normal operation. When the device drives EN low, VO discharges to GND through an internal 18- $\Omega$  MOSFET. REFOUT remains on when the device drives EN low. Ensure that the EN pin voltage remains lower than or equal to  $V_{VIN}$  at all times.

### 7.3.6 Powergood Function (PGOOD Pin)

The TPS51200 device provides an open-drain PGOOD output that goes high when the VO output is within  $\pm 20\%$  of REFOUT. PGOOD de-asserts within 10  $\mu s$  after the output exceeds the size of the powergood window. During initial VO start-up, PGOOD asserts high 2 ms (typ) after the VO enters power good window. Because PGOOD is an open-drain output, a pull-up resistor with a value between 1 k $\Omega$  and 100 k $\Omega$ , placed between PGOOD and a stable active supply voltage rail is required.

### 7.3.7 Current Protection (VO Pin)

The LDO has a constant overcurrent limit (OCL). The OCL level reduces by one-half when the output voltage is not within the powergood window. This reduction is a non-latch protection.

#### 7.3.8 UVLO Protection (VIN Pin)

For VIN undervoltage lockout (UVLO) protection, the TPS51200 monitors VIN voltage. When the VIN voltage is lower than the UVLO threshold voltage, both the VO and REFOUT regulators are powered off. This shutdown is a non-latch protection.

#### 7.3.9 Thermal Shutdown

The TPS51200 monitors junction temperature. If the device junction temperature exceeds the threshold value, (typically 150°C), the VO and REFOUT regulators both shut off, discharged by the internal discharge MOSFETs. This shutdown is a non-latch protection.

### 7.3.10 Tracking Start-up and Shutdown

The TPS51200 also supports tracking start-up and shutdown when the EN pin is tied directly to the system bus and not used to turn on or turn off the device. During tracking start-up, VO follows REFOUT once REFIN voltage is greater than 0.39 V. REFIN follows the rise of VDDQ rail through a voltage divider. The typical soft-start time ( $t_{SS}$ ) for the VDDQ rail is approximately 3 ms, however it may vary depending on the system configuration. The soft-start time of the VO output no longer depends on the OCL setting, but it is a function of the soft-start time of the VDDQ rail. PGOOD is asserted 2 ms after  $V_{VO}$  is within  $\pm 20\%$  of REFOUT. During tracking shutdown, the VO pin voltage falls following REFOUT until REFOUT reaches 0.37 V. When REFOUT falls below 0.37 V, the internal discharge MOSFETs turn on and quickly discharge both REFOUT and VO to GND. PGOOD is deasserted when VO is beyond the  $\pm 20\%$  range of REFOUT. Figure 20 shows the typical timing diagram for an application that uses tracking start-up and shutdown.






Figure 19. Typical Timing Diagram for S3 and Pseudo-S5 Support




Figure 20. Typical Timing Diagram of Tracking Start-up and Shutdown



#### 7.3.11 Output Tolerance Consideration for VTT DIMM Applications

The TPS51200 is specifically designed to power up the memory termination rail (as shown in Figure 21). The DDR memory termination structure determines the main characteristics of the VTT rail, which is to be able to sink and source current while maintaining acceptable VTT tolerance. See Figure 22 for typical characteristics for a single memory cell.




Figure 21. Typical Application Diagram for DDR3 VTT DIMM using TPS51200




Figure 22. DDR Physical Signal System Bi-Directional SSTL Signaling

In Figure 22, when Q1 is on and Q2 is off:

- Current flows from VDDQ via the termination resistor to VTT
- VTT sinks current

In Figure 22, when Q2 is on and Q1 is off:

- Current flows from VTT via the termination resistor to GND
- VTT sources current



Because VTT accuracy has a direct impact on the memory signal integrity, it is imperative to understand the tolerance requirement on VTT. Equation 1 applies to both DC and AC conditions and is based on JEDEC VTT specifications for DDR and DDR2 (JEDEC standard: DDR JESD8-9B May 2002; DDR2 JESD8-15A Sept 2003).

$$V_{VTTREF} - 40 \text{ mV} < V_{VTT} < V_{VTTREF} + 40 \text{ mV}$$
 (1)

The specification itself indicates that VTT must keep track of VTTREF for proper signal conditioning.

The TPS51200 ensures the regulator output voltage to be as shown in Equation 2, which applies to both DC and AC conditions.

$$V_{VTTREF}$$
 –25 mV <  $V_{VTT}$  <  $V_{VTTREF}$  + 25 mV

where

• 
$$-2 \text{ A} < I_{\text{VTT}} < 2 \text{ A}$$
 (2)

The regulator output voltage is measured at the regulator side, not the load side. The tolerance is applicable to DDR, DDR2, DDR3, DDR3L, Low Power DDR3, and DDR4 applications (see Table 1 for detailed information). To meet the stability requirement, a minimum output capacitance of 20  $\mu$ F is needed. Considering the actual tolerance on the MLCC capacitors, three 10- $\mu$ F ceramic capacitors sufficiently meet the VTT accuracy requirement.

Table 1. DDR, DDR2, DDR3 and LP DDR3 Termination Technology

	DDR	DDR2	DR3	LOW POWER DDR3	
FSB Data Rates	200, 266, 333, and 400 MHz	400, 533, 677, and 800 MHz	z 800, 1066, 1330, and 1600 MHz		
Termination	Motherboard termination to VTT for all signals	On-die termination for data group. VTT termination for address, command and control signals	On-die termination for data group. VTT termination for address, command and control signals		
		Not as demanding	Not as demanding		
Termination Current	Maximum source/sink transient currents of up to 2.6	Only 34 signals (address, command, control) tied to VTT	Only 34 signals (address, command, control) tied to VTT		
Demand	A to 2.9 A	ODT handles data signals	ODT handles data signals		
		Less than 1-A of burst current	Less than 1-A of burst current		
Voltage Level	2.5-V Core and I/O 1.25-V VTT	1.8-V Core and I/O 0.9-V VTT	1.5-V Core and I/O 0.75-V VTT	1.2-V Core and I/O 0.6-V VTT	

The TPS51200 uses transconductance ( $g_M$ ) to drive the LDO. The transconductance and output current of the device determine the voltage droop between the reference input and the output regulator. The typical transconductance level is 250 S at 2 A and changes with respect to the load in order to conserve the quiescent current (that is, the transconductance is very low at no load condition). The ( $g_M$ ) LDO regulator is a single pole system. Only the output capacitance determines the unity gain bandwidth for the voltage loop, as a result of the bandwidth nature of the transconductance (see Equation 3).

$$f_{\text{UGBW}} = \frac{g_{\text{M}}}{2 \times \pi \times C_{\text{OUT}}}$$

where

- $f_{\text{UGBW}}$  is the unity gain bandwidth
- g<sub>M</sub> is transconductance
- C<sub>OUT</sub> is the output capacitance

Consider these two limitations to this type of regulator that come from the output bulk capacitor requirement. In order to maintain stability, the zero location contributed by the ESR of the output capacitors must be greater than the -3-dB point of the current loop. This constraint means that higher ESR capacitors should not be used in the design. In addition, the impedance characteristics of the ceramic capacitor should be well understood in order to prevent the gain peaking effect around the transconductance ( $g_M$ ) -3-dB point because of the large ESL, the output capacitor and parasitic inductance of the VO pin voltage trace.

(3)



### 7.3.12 REFOUT (V<sub>REF</sub>) Consideration for DDR2 Applications

During TPS51200 tracking start-up, the REFIN voltage follows the rise of the VDDQ rail through a voltage divider, and REFOUT ( $V_{REF}$ ) follows REFIN once the REFIN voltage is greater than 0.39 V. When the REFIN voltage is lower than 0.39 V,  $V_{REF}$  is 0 V.

The JEDEC *DDR2 SDRAM Standard* (JESD79-2E) states that V<sub>REF</sub> must track VDDQ/2 within ±0.3 V accuracy during the start-up period. To allow the TPS51200

device to meet the JEDEC DDR2 specification, a resistor divider can be used to provide the  $V_{REF}$  signal to the DIMM. The resistor divider ratio is 0.5 to ensure that the  $V_{REF}$  voltage equals VDDQ/2.




Figure 23. Resistor Divider Circuit

When selecting the resistor value, consider the impact of the leakage current from the DIMM  $V_{REF}$  pin on the reference voltage. Use Equation 4 to calculate resistor values.

$$R_{REF} \le \frac{2 \times \Delta V_{REF}}{I_{REF}}$$

#### where

- R<sub>RFF</sub> is the resistor value
- ΔV<sub>REF</sub> is the V<sub>REF</sub> DC variation requirement
- I<sub>REF</sub> is the maximum total V<sub>REF</sub> leakage current from DIMMs

Consider the MT47H64M16 DDR2 SDRAM component from Micron as an example. The MT47H64M16 datasheet shows the maximum  $V_{REF}$  leakage current of each DIMM is  $\pm 2~\mu A$ , and  $V_{REF(DC)}$  variation must be within  $\pm 1\%$  of VDDQ. In this DDR2 application, the VDDQ voltage is 1.8 V. Assuming one TPS51200 device needs to power 4 DIMMs, the maximum total  $V_{REF}$  leakage current is  $\pm 8~\mu A$ . Based on the calculations, the resistor value should be lower than 4.5 k $\Omega$ . To ensure sufficient margin, 100  $\Omega$  is the suggested resistor value. With two 100- $\Omega$  resistors, the maximum  $V_{REF}$  variation is 0.4 mV, and the power loss on each resistor is 8.1 mW.

(4)



#### 7.4 Device Functional Modes

#### 7.4.1 Low Input Voltage Applications

TPS51200 can be used in an application system that offers either a 2.5-V rail or a 3.3-V rail. If only a 5-V rail is available, consider using the TPS51100 device as an alternative. The TPS51200 device has a minimum input voltage requirement of 2.375 V. If a 2.5-V rail is used, ensure that the absolute minimum voltage (both DC and transient) at the device pin is be 2.375 V or greater. The voltage tolerance for a 2.5-V rail input is between –5% and 5% accuracy, or better.

### 7.4.2 S3 and Pseudo-S5 Support

The TPS51200 provides S3 support by an EN function. The EN pin could be connected to an SLP\_S3 signal in the end application. Both REFOUT and VO are on when EN = high (S0 state). REFOUT is maintained while VO is turned off and discharged via an internal discharge MOSFET when EN = low (S3 state). When EN = low and the REFIN voltage is less than 0.390 V, TPS51200 enters pseudo-S5 state. Both VO and REFOUT outputs are turned off and discharged to GND through internal MOSFETs when pseudo-S5 support is engaged (S4 or S5 state). Figure 19 shows a typical start-up and shutdown timing diagram for an application that uses S3 and pseudo-S5 support.



## 8 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

### 8.2 Typical Application

This design example describes a 3.3-V<sub>IN</sub>, DDR3 configuration.




Figure 24. 3.3-V<sub>IN</sub>, DDR3 Configuration

Table 2. 3.3-V<sub>IN</sub>, DDR3 Application List of Materials

		1.1.		
REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3	Resision	100 kΩ		
C1, C2, C3		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5	Capacitor	0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata



### 8.2.1 Design Requirements

- V<sub>IN</sub> = 3.3 V
- V<sub>DDDQ</sub> = 1.5 V
- $V_{VLDOIN} = V_{VDDQ} = 1.5 \text{ V}$
- $V_{VTT} = 0.75 \text{ V}$

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Input Voltage Capacitor

Add a ceramic capacitor, with a value between  $1.0-\mu F$  and  $4.7-\mu F$ , placed close to the VIN pin, to stabilize the bias supply (2.5-V rail or 3.3-V rail) from any parasitic impedance from the supply.

### 8.2.2.2 VLDO Input Capacitor

Depending on the trace impedance between the VLDOIN bulk power supply to the device, a transient increase of source current is supplied mostly by the charge from the VLDOIN input capacitor. Use a  $10-\mu F$  (or greater) ceramic capacitor to supply this transient charge. Provide more input capacitance as more output capacitance is used at the VO pin. In general, use one-half of the  $C_{OUT}$  value for input.

### 8.2.2.3 Output Capacitor

For stable operation, the total capacitance of the VO output pin must be greater than 20  $\mu$ F. Attach three, 10- $\mu$ F ceramic capacitors in parallel to minimize the effect of equivalent series resistance (ESR) and equivalent series inductance (ESL). If the ESR is greater than 2 m $\Omega$ , insert an RC filter between the output and the VOSNS input to achieve loop stability. The RC filter time constant should be almost the same as or slightly lower than the time constant of the output capacitor and its ESR.





#### 8.2.3 Application Curves

Figure 25 shows the bode plot simulation for this DDR3 design example of the TPS51200 device.

The unity-gain bandwidth is approximately 1 MHz and the phase margin is 52°. The 0-dB level is crossed, the gain peaks because of the ESL effect. However, the peaking maintains a level well below 0 dB.

Figure 26 shows the load regulation and Figure 27 shows the transient response for a typical DDR3 configuration. When the regulator is subjected to ±1.5-A load step and release, the output voltage measurement shows no difference between the dc and ac conditions.







### 8.3 System Examples

## 8.3.1 3.3-V<sub>IN</sub>, DDR2 Configuration

This section describes a 3.3-V  $_{\mbox{\scriptsize IN}}$ , DDR2 configuration application.




Figure 28. 3.3-V<sub>IN</sub>, DDR2 Configuration

Table 3. 3.3-V<sub>IN</sub>, DDR2 Configuration List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2		10 kΩ		
R3	Resistor	100 kΩ		
R4, R5		100 Ω		
C1, C2, C3		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5	Capacitor	0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata



## 8.3.2 2.5-V<sub>IN</sub>, DDR3 Configuration

This design example describes a  $2.5\text{-V}_{\text{IN}}$ , DDR3 configuration application.




Figure 29. 2.5-V<sub>IN</sub>, DDR3 Configuration

Table 4. 2.5-V<sub>IN</sub>, DDR3 Configuration List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3	Resisioi	100 kΩ		
C1, C2, C3		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5	Capacitor	0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata



## 8.3.3 $\,$ 3.3-V<sub>IN</sub>, LP DDR3 or DDR4 Configuration

This example describes a  $3.3-V_{\rm IN}$ , LP DDR3 or DDR4 configuration application.




Figure 30. 3.3-V<sub>IN</sub>, LP DDR3 or DDR4 Configuration

Table 5. 3.3-V<sub>IN</sub>, LP DDR3 or DDR4 Configuration

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3	Resisioi	100 kΩ		
C1, C2, C3		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5	Capacitor	0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata



### 8.3.4 3.3-V<sub>IN</sub>, DDR3 Tracking Configuration

This design example describes a 3.3-V<sub>IN</sub>, DDR3 tracking configuration application.




Figure 31. 3.3-V<sub>IN</sub>, DDR3 Tracking Configuration

Table 6. 3.3- $V_{\rm IN}$ , DDR3 Tracking Configuration List of Materials

	1117	•		
REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3	Resision	100 kΩ		
C1, C2, C3		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5	Capacitor	0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata



## 8.3.5 3.3-V<sub>IN</sub>, LDO Configuration

This example describes a 3.3-V<sub>IN</sub>, LDO configuration application.




Figure 32. 3.3-V<sub>IN</sub>, LDO Configuration

Table 7. 3.3-V<sub>IN</sub>, LDO Configuration List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1		3.86 kΩ		
R2	Resistor	10 kΩ		
R3		100 kΩ		
C1, C2, C3		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5	Capacitor	0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata



### 8.3.6 3.3-V<sub>IN</sub>, DDR3 Configuration with LFP

This design example describes a  $3.3-V_{\text{IN}}$ , DDR3 configuration with LFP application.




Figure 33. 3.3-V<sub>IN</sub>, DDR3 Configuration with LFP

	Table 8. 3.3-V <sub>IN</sub> ,	DDR3	Configuration	with LFP	List of	Materials
--	--------------------------------	------	---------------	----------	---------	-----------

	1147	•		
REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2		10 kΩ		
R3	Resistor	100 kΩ		
R4 <sup>(1)</sup>				
C1, C2, C3		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5	Conscitor	0.1 μF		
C6	Capacitor	4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C9 <sup>(1)</sup>				

<sup>(1)</sup> Choose values for R4 and C9 to reduce the parasitic effect of the trace (between VO and the output MLCCs) and the output capacitors (ESR and ESL).



## 9 Power Supply Recommendations

This device is designed to operate from an input bias voltage from 2.375 V to 3.5 V, with LDO input from 1.1 V to 3.5 V. Refer to Figure 19 and Figure 20 for recommended power-up sequence. Maintain a EN voltage equal or lower than  $V_{VIN}$  at all times. VLDOIN can ramp up earlier than VIN if the sequence in Figure 19 and Figure 20 cannot be used. The input supplies should be well regulated. VLDOIN decoupling capacitance of 2 × 10  $\mu$ F is recommended, and VIN decoupling capacitance of 1 × 4.7  $\mu$ F is recommended.

### 10 Layout

#### 10.1 Layout Guidelines

Consider the following points before starting the TPS51200 device layout design.

- Place the input capacitors as close to VDLOIN pin as possible with short and wide connection.
- Place the output capacitor as close to VO pin as possible with short and wide connection. Place a ceramic
  capacitor with a value of at least 10-μF as close to VO pin if the rest of output capacitors need to be placed
  on the load side.
- Connect the VOSNS pin to the positive node of output capacitors as a separate trace. In DDR VTT
  application, connect the VO sense trace to DIMM side to ensure the VTT voltage at DIMM side is well
  regulated.
- Consider adding low-pass filter at VOSNS if the VO sense trace is very long.
- Connect the GND pin and PGND pin to the thermal pad directly.
- TPS51200 uses its thermal pad to dissipate heat. In order to effectively remove heat from TPS51200 package, place numerous ground vias on the thermal pad. Use large ground copper plane, especially the copper plane on surface layer, to pour over those vias on thermal pad.
- Consult the TPS51200EVM User's Guide (SLUU323) for detailed layout recommendations.



#### 10.2 Layout Example




Figure 34. Layout Recommendation

### 10.3 Thermal Design Considerations

Because the TPS51200 is a linear regulator, the VO current flows in both source and sink directions, thereby dissipating power from the device. When the device is sourcing current, the voltage difference shown in Equation 5 calculates the power dissipation.

$$P_{D SRC} = (V_{VLDOIN} - V_{VO}) \times I_{O SRC}$$
(5)

In this case, if the VLDOIN pin is connected to an alternative power supply lower than the  $V_{DDQ}$  voltage, overall power loss can be reduced. During the sink phase, the device applies the VO voltage across the internal LDO regulator. Equation 6 calculates he power dissipation,  $P_{D\ SNK}$  can be calculated by .

$$P_{D\_SNK} = V_{VO} \times I_{SNK}$$
 (6)

Because the device does not sink and source current at the same time and the I/O current may vary rapidly with time, the actual power dissipation should be the time average of the above dissipations over the thermal relaxation duration of the system. The current used for the internal current control circuitry from the VIN supply and the VLDOIN supply are other sources of power consumption. This power can be estimated as 5 mW or less during normal operating conditions and must be effectively dissipated from the package.

(7)



### **Thermal Design Considerations (continued)**

Maximum power dissipation allowed by the package is calculated by Equation 7.

$$P_{PKG} = \frac{T_{J(max)} - T_{A(max)}}{\theta_{JA}}$$

#### where

- T<sub>J(max)</sub> is 125°C
- T<sub>A(max)</sub> is the maximum ambient temperature in the system
- $\theta_{JA}$  is the thermal resistance from junction to ambient

#### NOTE

Because Equation 7 demonstrates the effects of heat spreading in the ground plane, use it as a guideline only. Do not use Equation 7 to estimate actual thermal performance in real application environments.

In an application where the device is mounted on PCB, TI strongly recommends using  $\psi_{JT}$  and  $\psi_{JB}$ , as explained in the section pertaining to estimating junction temperature in the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953. Using the thermal metrics  $\psi_{JT}$  and  $\psi_{JB}$ , as shown in the *Thermal Information* table, estimate the junction temperature with corresponding formulas shown in Equation 8. The older  $\theta_{JC}$  top parameter specification is listed as well for the convenience of backward compatibility.

$$T_{J} = T_{T} + \Psi_{JT} \times P_{D}$$

$$T_{J} = T_{B} + \Psi_{JB} \times P_{D}$$
(8)

#### where

- P<sub>D</sub> is the power dissipation shown in Equation 5 and Equation 6
- T<sub>T</sub> is the temperature at the center-top of the IC package
- T<sub>B</sub> is the PCB temperature measured 1-mm away from the thermal pad package on the PCB surface (see Figure 36).

#### **NOTE**

Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo-gun (an infrared thermometer). For more information about measuring  $T_T$  and  $T_B$ , see the application report *Using New Thermal Metrics* (SBVA025).




Figure 35. Recommended Land Pad Pattern

Figure 36. Package Thermal Measurement



### 11 器件和文档支持

### 11.1 器件支持

#### 11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 11.1.2 开发支持

#### 11.1.2.1 评估模块

我们为您提供了评估模块 (EVM),可帮助对使用 TPS51200 器件的电路进行初始性能评估。TPS51200EVM 评估模块以及相关的用户指南 (SLUU323) 可在德州仪器 (TI) 网站上的产品文件夹中获取,也可直接从 TI 网上商店购买。

#### 11.1.2.2 Spice 模型

分析模拟电路和系统的性能时,使用 SPICE 模型对电路性能进行计算机仿真非常有用。单击此处可获取 TPS51200 器件的 SPICE 模型。

#### 11.2 文档支持

#### 11.2.1 相关文档

- 《使用新的热指标》, SBVA025
- 《半导体和 *IC* 封装热指标》, SPRA953
- 《使用 TPS51200 EVM 灌电流/拉电流 DDR 终端稳压器》, SLUU323
- 有关 TPS51100 器件的更多信息,请参见 ti.com 上的产品文件夹。

### 11.3 社区资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。





10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS51200DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	1200	Samples
TPS51200DRCRG4	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	1200	Samples
TPS51200DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	1200	Samples
TPS51200DRCTG4	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	1200	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



### **PACKAGE OPTION ADDENDUM**

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51200DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS51200DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51200DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS51200DRCT	VSON	DRC	10	250	210.0	185.0	35.0

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司