Tronlong®

# TL6678ZH-EVM

#### Revision History

Revision No.	Description of Change	Author(s)	Data
<b>A</b> 1	Initial Version of TL6678ZH-EVM-A1	DYZ	2020/06/29
<b>A</b> 2	1.Optimize JTAG circuit. 2.Modify ZYNQ PS RGMII LED and PHY address circuit. 3.Modify DSP BOOTSET circuit. 4.Optimize ZYNQ system clock circuit.	Charles	2020/12/18
A2.1	1.Modify DSP and ZYNQ communicate circuit. 2.Modify DSP PCIE RC reset control circuit	Charles	2021/02/04
A2.2-000	<ul><li>1.Delete R481-R485,R503-R507 to solve SFP+ communication problems.</li><li>2.Modify CameraLink CC2 and CC4 channels sinal problems.</li><li>3.Update power tree and power up sequence</li></ul>	Charles	2021/11/18

	TABLE OF CONTENTS					
PAGE	DESCRIPTION	PAGE	DESCRIPTION			
01	COVER	18	ZYNQ_CAMERA			
02	BLOCK DIAGRAM	19	ZYNQ_PL_RGMII			
03	DSP/ZYNQ_PS_MALE_CONNECTO	R 20	ZYNQ_PS_RGMII			
04	ZYNQ_FEMALE CONNECTOR	21	ZYNQ_RS485/CAN/RS232			
05	DSP_PWOER00	22	ZYNQ_LCD/LVDS			
06	DSP_POWER01	23	ZYNQ_HDMI_OUT			
07	DSP_JTAG	24	ZYNQ_HDMI_IN			
08	DSP_BOOTSET/RESET	25	ZYNQ_CAMERALINK			
09	DSP_ETHERNET_SGMII0	26	ZYNQ_FMC_A			
10	DSP_ETHERNET_SGMII1	27	ZYNQ_FMC_B			
11	DSP_PCIE_RC	28	ZYNQ_SFP1&2			
12	DSP_LED/KEY/GPIO	29	ZYNQ_USB_HUB			
13	ZYNQ_POWER00	30	ZYNQ_PCIE_EP			
14	DSP&ZYNQ_UART	31	ZYNQ_SYS_CLK			
15	ZYNQ_RTC/WD/BOOTSET/RESET	32	ZYNQ_XADC/COMMUNICATE/SATA			
16	ZYNQ_JTAG/KEY/SRST/LED/FAN	33	ZYNQ_LEVEL SHIFTER			
17	ZYNQ_SD_CARD					

DSP Naming Rules

Device Name/Signal Name

...
DSP\_TCK

ZYNQ Naming Rules

Ball Name/Mode Signal Name/Voltage

...

F/D18/PS UART1 RX/1V8

CAUTION1:

Signals have this symbol routing with 100 ohm differential impedance


DSP I2C AD	DRESS:			
AT24CM01-SSHM-T(SOM)	50H 51H			
PS I2C0 ADDRESS:				
TMP102AIDRLT(SOM)	49H			
12V Current/Power Monitor	41H			
5V Current/Power Monitor	40H			
DS1340	68H			
SIL9022A	3BH 62H			
HDMI Screen	50н			
ADV7611	4CH			
FMC	X			
CDCM6208V1RGZR	54H			
PL 12C ADDRESS:				
SFP MODULE	50H 51H			
MT9V034	48H			
	!			


Tronlong® Guangzhou Tronlong Technology Co., Ltd.

Title
COVER

Size Document Number
TL6678ZH-EVM


Date: Monday, December 20, 2021 Sheet 1 of 33






Signal ends P/N routing with 100 ohm differential impedance


Signal ends P/N routing with 100 ohm differential impedance



ZYNQ\_FEMALE CONNECTOR D1 NC29 VDD\_3V3\_ZYNQ ZYNQ POWER OUTPUT VDD\_3V3\_ZYNQ O-O VDD VCCIO 9 VDD\_VCCIO\_9 NC21 C2 NC22 C6 NC23 C8 NC24 C10 NC25 C1 VDD\_VCCIO\_12 NC33 F/AB20/IO\_L14N\_T2\_SRCC\_9/2V5 O VDD\_VCCIO\_12 F/AB19/IO\_L14P\_T2\_SRCC\_9/2V5 VDD\_VCCIO\_13 -NC34 -\_\_O VDD\_VCCIO\_13 NC18 D11 D13 D15 F/AA20/IO\_L6N\_T0\_VREF\_9/2V5 19 F/AA20/IO\_L6N\_T0\_VREF\_9/2V5 \-19 F/Y20/IO\_L6P\_T0\_9/2V5 \----O VDD\_1V8\_ZYNQ\_PL NC20 17 F/Y20/IO\_L6P\_T0\_9/2V5 VDD\_1V8\_ZYNQ\_PL 17 19 GND 7/AA19/IO\_L13N\_T2\_MRCC\_9/2V5 26 F/AB17/IO L24P\_T3\_10/ADJ C15
C17 F/AB16/IO\_L24N\_T3\_10/ADJ C17 F/AB16/IO\_L24N\_T3\_10/ADJ 19 F/AA19/IO L13N T2 MRCC 9/2V5 <<-F/AD19/IO L12N T1 MRCC 9/2V5 C17 GND GND GND F/AB12/IO\_L21P\_T3\_DQS\_10/ADJ F/AA13/IO\_0\_10/ADJ 33 F/AA17/IO\_25\_10/ADJ 33 F/AA13/IO\_0\_10/ADJ C22 ->> F/AE20/IO\_L19N\_T3\_VREF\_9/2V5 19 F/AE20/IO L19N T3 VREF 9/2V5 F/AF25/IO L18N T2 12/3V3 F/AA17/IO\_25\_10/ADJ GND D27 F/AF25/IO\_L18P\_T2\_12/3V3
D29 F/AE25/IO\_L18P\_T2\_12/3V3
GND F/AD20/IO\_L19P\_T3\_9/2V5 19 F/AD20/IO\_L19P\_T3\_9/2V5 F/AF18/IO\_L15P\_T2\_DQS\_10/ADJ 26
F/AF17/IO\_L15N\_T2\_DQS\_10/ADJ 26 F/AF18/IO\_L15P\_T2\_DQS\_10/ADJ F/AF17/IO\_L15N\_T2\_DQS\_10/ADJ C30 D31 D33 D35 D35 F/AF27/IO L14N\_T2\_SRCC\_12/3V3 F/AE27/IO\_L14P\_T2\_SRCC\_12/3V3 GND F/AE30/IO\_L8N\_T1\_12/3V3 F/AD30/IO\_L8P\_T1\_12/3V3 F/AC19/IO\_L11N\_T1\_SRCC\_9/2V5 F/AC18/IO\_L11P\_T1\_SRCC\_9/2V5 F/AE18/IO\_L17P\_T2\_10/ADJ\_26 F/AE17/IO\_L17N\_T2\_10/ADJ\_26 F/AH27/IO\_L23N\_T3\_12/3V3 24 F/AH26/IO\_L23P\_T3\_12/3V3 24 F/AE18/IO\_L17P\_T2\_10/ADJ F/AE17/IO\_L17N\_T2\_10/ADJ C36 F/AH27/IO\_L23N\_T3\_12/3V3 F/AH26/IO\_L23P\_T3\_12/3V3 F/AF15/IO L14P\_T2\_SRCC\_10/ADJ\_26
F/AG15/IO\_L14N\_T2\_SRCC\_10/ADJ\_26 F/AG27/IO\_L17N\_T2\_12/3V3 18
F/AG26/IO\_L17P\_T2\_12/3V3 18 D43 F/AE26/IO\_L10N\_T1\_12/3V3 F/AG26/IO\_L17P\_T2\_12/3V3 D48 D47 F/AD25/IO\_L10P\_T1\_12/3V3 D47 GND F/AD28/IO L12N T1 MRCC 12/3V3 GND D50 F/AK28/IO L22N T3 12/3V3 D52 24 F/AD28/IO L12N T1 MRCC 12/3V3 <<-




Signal ends P/N routing with 100 ohm differential impedance





Signal ends P/N routing with 100 ohm

differential impedance




Signal ends P/N routing with 100 ohm








## 12V TO VDD\_9V0\_MAIN




## 12V to VDD\_3V3\_BRD




ALL POWER Layout Note:


All the power circult need to be placed according to SCH explanation.

All the power trace wide set to more than 10mil except for control signal.




## 3.3V TO VDD\_1V8\_BRD






## **12V TO VDD\_2V5\_ETH**




## **12V TO VDD\_1V2**




### ALL POWER Layout Note:

All the power circult need to be placed according to SCH explanation.


All the power trace wide set to more than 10mil except for control signal.



## DSP\_JTAG




## Clock frequency:29.4MHz




**MIPI 60Pin Header** 


**DSP Configuration** 


3,12 DSP\_TIMI0\_PCIESSEN




Clock frequency:29.4MHz










**Troniong** Guangzhou Tronlong Technology Co., Ltd. DSP\_JTAG/CONFIG Document Number TL6678ZH-EVM Date: Monday, December 20, 2021





#### DSP\_SGMII0\_ETH



















	nlong®	Guangzhou	Tronlong	Technolo	ogy Co	o., Ltd.		
Title	DSP_ETH	ERNET_SGMII0						
Size	Document	Number						
A2	TL6678ZF	I-EVM						
Date:	Monday, D	December 20, 202	21	Sheet	9	of	33	
		1						























2

2


## CLK frequency:50MHz


Layout Note:

SD CARD should be routed according to Tronlong's requirement.




5 4





#### MT9V034 I2C ADDRESS: 48H



Tronlong® Guangzhou Tronlong Technology Co., Ltd.


Title


ZYNQ\_CAMERA


Size Document Number TL6678ZH-EVM


Date: Monday, December 20, 2021 Sheet 18 of 33


5 4 3
















Sheet 24 of






Cable Name	Base Configuration (with Camera Control and Serial Communications)			Medium, Full and 80 Bit Configurations		
	Camera Connector	Frame Grabber Connector	Channel Link Signal	Camera Connector	Frame Grabber Connector	Channel Link Signal
Inner Shield	1	1	inner shield	1	1	inner shield
Inner Shield	14	14	inner shield	14	14	inner shield
PAIR1-	2	25	X0-	2	25	Y0-
PAIR1+	15	12	X0+	15	12	Y0+
PAIR2-	3	24	X1-	3	24	Y1-
PAIR2+	16	11	X1+	16	11	Y1+
PAIR3-	4	23	X2-	4	23	Y2-
PAIR3+	17	10	X2+	17	10	Y2+
PAIR4-	5	22	Xclk-	5	22	Yclk-
PAIR4+	18	9	Xclk+	18	9	Yclk+
PAIR5-	6	21	X3-	6	21	Y3-
PAIR5+	19	8	X3+	19	8	Y3+
PAIR6+	7	20	SerTC+	7	20	100 Ω
PAIR6-	20	7	SerTC-	20	7	terminated
PAIR7-	8	19	SerTFG-	8	19	Z0-
PAIR7+	21	6	SerTFG+	21	6	Z0+
PAIR8-	9	18	CC1-	9	18	Z1-
PAIR8+	22	5	CC1+	22	5	Z1+
PAIR9+	10	17	CC2+	10	17	Z2-
PAIR9-	23	4	CC2-	23	4	Z2+
PAIR10-	11	16	CC3-	11	16	Zclk-
PAIR10+	24	3	CC3+	24	3	Zclk+
PAIR11+	12	15	CC4+	12	15	Z3-
PAIR11-	25	2	CC4-	25	2	Z3+
Inner Shield	13	13	inner shield	13	13	inner shield
Inner Shield	26	26	inner shield	26	26	inner shield


## Data speed:595Mbps


#### Layout Note:

Signal ends P/N routing with 100ohm differentialimpedance, All differential pairs need to the same length with ±15mil;

Tronlong®		Guangzhou Tronlo	ong Technolo	ogy Co	)., Ltd.	
Title	ZYNQ_CA	MERALINK				
Size A3	Document TL6678ZH					
Date:	Monday, [	December 20, 2021	Sheet	25	of	33










#### Data speed:DP 10Gbps LA 2Gbps

#### Layout Note:


- 1.LA Data signal ends P/N routing with 100ohm differential impedance, need to the same length with ±5mil;
- 2.DP Data signal ends P/N routing with 100ohm differential impedance, need to the same length with ±1mil;





















## Data speed:10Gbps


#### Layout Note:


Signal ends P/N routing with 100ohm differentialimpedance, need to the same length with ±2mil;




MODULE STATE	IO STATE	LED STATE	
TX_FAULT	TX_FAULT=1	ON	
Nomal Operation	TX_FAULT=0	OFF	
RX_LOS & Module Absent	RX_LOS=1	ON	
Nomal Operation	RX_LOS=0	OFF	









Secondary input Primary input

Secondary input

Primary or Auto (see Table 6)

Secondary or Auto (see Table 6)

input select through

external pin


REF\_SEL

DNP\_4K7\_1%

0 (SPI/I2C mode)

1 (pin mode)

not available



SET Bit Value (100MHz)

OD 2:0

OS 1:0

Description

Output Divider:6

LVDS | OSC\_OUT Off

Prescaler Divider:3 | Feedback Divider:24

Tronlong® Guangzhou Tronlong Technology Co., Ltd.

Sheet 31 of

ZYNQ\_SYS\_CLK

Document Number TL6678ZH-EVM

Date: Monday, December 20, 2021

R623 W OR 1% DSP\_PCIECLK\_SEL 3

DSP PCIE REFCLK

DSP\_PCIECLK\_SEL has been pulled up on the SOM

#### DSP PCIECLK SEL

<u> </u>	<u></u>
DSP_PCIECLK_SEL	OPTION
0	PCIe reference clock provided by EVM
1	PCIe reference clock provided by SOM

