

TL6678ZH-EVM


Revision History

Revision No.	Description of Change	Author(s)	Data
A1	Initial Version of TL6678ZH-EVM-A1	DYZ	2020/06/29
A2	1.Optimize JTAG circuit. 2.Modify ZYNQ PS RGMII LED and PHY address circuit. 3.Modify DSP BOOTSET circuit. 4.Optimize ZYNQ system clock circuit.	Charles	2020/12/18
A2.1	1.Modify DSP and ZYNQ communicate circuit. 2.Modify DSP PCIE RC reset control circuit	Charles	2021/02/04
A2.2-000	1.Delete R481-R485,R503-R507 to solve SFP+ communication problems. 2.Modify CameraLink CC2 and CC4 channels sinal problems. 3.Update power tree and power up sequence	Charles	2021/11/18


TABLE OF CONTENTS

PAGE	DESCRIPTION	PAGE	DESCRIPTION
01	COVER	18	ZYNQ_CAMERA
02	BLOCK DIAGRAM	19	ZYNQ_PL_RGMII
03	DSP/ZYNQ_PS_MALE_CONNECTOR	20	ZYNQ_PS_RGMII
04	ZYNQ_FEMALE_CONNECTOR	21	ZYNQ_RS485/CAN/RS232
05	DSP_PWOER00	22	ZYNQ_LCD/LVDS
06	DSP_POWER01	23	ZYNQ_HDMI_OUT
07	DSP_JTAG	24	ZYNQ_HDMI_IN
08	DSP_BOOTSET/RESET	25	ZYNQ_CAMERALINK
09	DSP_ETHERNET_SGMII0	26	ZYNQ_FMC_A
10	DSP_ETHERNET_SGMII1	27	ZYNQ_FMC_B
11	DSP_PCIE_RC	28	ZYNQ_SFP1&2
12	DSP_LED/KEY/GPIO	29	ZYNQ_USB_HUB
13	ZYNQ_POWER00	30	ZYNQ_PCIE_EP
14	DSP&ZYNQ_UART	31	ZYNQ_SYS_CLK
15	ZYNQ_RTC/WD/BOOTSET/RESET	32	ZYNQ_XADC/COMMUNICATE/SATA
16	ZYNQ_JTAG/KEY/SRST/LED/FAN	33	ZYNQ_LEVEL_SHIFTER
17	ZYNQ_SD_CARD		

DSP Naming Rules



ZYNQ Naming Rules



CAUTION1 :

Signals have this symbol routing with 100 ohm differential impedance

DSP I2C ADDRESS:


AT24CM01-SSHM-T(SOM)	50H 51H
----------------------	------------

PS I2C0 ADDRESS:


TMP102AIDRLT(SOM)	49H
12V Current/Power Monitor	41H
5V Current/Power Monitor	40H
DS1340	68H
SI19022A	3BH 62H
HDMI Screen	50H
ADV7611	4CH
FMC	X
CDCM6208V1RGZR	54H

PL I2C ADDRESS:

SFP MODULE	50H 51H
MT9V034	48H



POWER TREE




POWER UP SEQUENCE




5



DSP/ZYNQ PS MALE CONNECTOR



Signal ends P/N routing with 100 ohm differential impedance



Signal ends P/N routing with 100 ohm differential impedance








D


C


B

A




5	4	3	2	1
---	---	---	---	---






5	4	3	2	1
---	---	---	---	---

		Guangzhou Tronlong Technology Co., Ltd.		
Title				
DSP_PWOER00				
Size	Document Number			
A3	TL6678ZH-EVM			
Date:	Monday, December 20, 2021	Sheet	5	of 33


3.3V TO VDD_1V8_BRD




$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.6V \times \left(1 + \frac{R1}{R2}\right)$$

Vout = 0.6x(1+R1/R2)
= 0.6 * (1+240/120)
= 1.8

12V TO VDD_2V5_ETH




12V TO VDD_1V2



ALL POWER Layout Note:
All the power circuit need to be placed according to SCH explanation.


All the power trace wide set to more than 10mil except for control signal.

DSP_JTAG




DSP_JTAG Voltage Converter

Clock frequency:29.4MHz




TI Rev B JTAG

MIPI 60Pin Header



Clock frequency:29.4MHz

DSP Configuration



DSP_PACLKSEL	
L	USE INTERNAL PASSCLK
H	USE EXTERNAL PASSCLK


Tronlong® Guangzhou Tronlong Technology Co., Ltd.

Title DSP_JTAG/CONFIG

Size A3 Document Number TL6678ZH-EVM

Date: Monday, December 20, 2021 Sheet 7 of 33

DSP_BOOTSET



Boot Mode Pin Decoding

Boot Mode Pins												
12	11	10	9	8	7	6	5	4	3	2	1	0
PLL Mult I2C /SPI Ext Dev Cfg					Device Configuration					Boot Device		

Boot Mode Pins: Boot Device Values

BOOTMODE[2:0]	Boot Device	BOOTMODE[2:0]	Boot Device
000	EMIF16 / No Boot	100	PCIe
001	Serial Rapid I/O	101	I2C
010	Ethernet (PA driven from core clk)	110	SPI
011	Ethernet (PA driven from PA clk)	111	HyperLink

No Boot Configuration

BOOTMODE	VALUE	FUNCTION/CONFIGURATION
LENDIAN	0b0	ENDIANESS: Little Endian
BOOTMODE[2:0]	0b00	Boot Device: No Boot
BOOTMODE[3]	0b0	Reserved
BOOTMODE[5:4]	0b0	Sub mode selection:No boot
BOOTMODE[6]	0b0	Reserved
BOOTMODE[7]	0b0	Extended Wait mode for EMIF16:Wait enable disabled (EMIF16 sub mode)
BOOTMODE[9:8]	0b00	Reserved

I2C Boot Configuration

BOOTMODE	VALUE	FUNCTION/CONFIGURATION
LENDIAN	0b0	ENDIANESS: Little Endian
BOOTMODE[2:0]	0b101	Boot Device: I2C
BOOTMODE[7:3]	0b00000/ 0b00010	Parameter Intex: IBL NOR/IBL NAND
BOOTMODE[9:8]	0b00	Mode: Master Mode
BOOTMODE[10]	0b00	Address/0x50
BOOTMODE[11]	0b0	Speed: CORECLK/5000
BOOTMODE[12]	0b0	Reserved

SPI Boot Configuration



BOOTMODE	VALUE	FUNCTION/CONFIGURATION
LENDIAN	0b0	ENDIANESS: Little Endian
BOOTMODE[2:0]	0b110	Boot Device: SPI
BOOTMODE[6:3]	0b0000/ 0b0010	Parameter Intex: IBL NOR/IBL NAND
BOOTMODE[8:7]	0b00	Chip Select: CS0 and CS1 are both active
BOOTMODE[9]	0b01	Addr Width: 24-bit address
BOOTMODE[10]	0b0	Mode: 4 Pin
BOOTMODE[12:11]	0b00	Clk Pol / Phase: Data is output on the rising edge of SPICLK. Input data is latched on the falling edge.

DSP BOOT SET

BOOT MODE	BOOTMODE SWH	9	4	2	1	0
No Boot		1	2	3	4	5
I2C BOOT	IBL NOR	OFF	OFF	OFF	OFF	OFF
	IBL NAND	OFF	ON	ON	OFF	ON
SPI BOOT	IBL NOR	ON	OFF	ON	ON	OFF
	IBL NAND	ON	ON	ON	ON	OFF


P.S:ON = 1 , OFF = 0

DSP_RESET



Tronlong®		Guangzhou Tronlong Technology Co., Ltd.			
Title					
DSP_BOOTSET/RESET					
Size		Document Number			
A3		TL6678ZH-EVM			
Date:		Monday, December 20, 2021		Sheet	8 of 33

DSP_SGMII0_ETH




Signal ends P/N routing with 100 ohm differential impedance

SGMII Data speed:1.25Gbaud





Layout Note:

- 1.Signal ends P/N routing with 100ohm differential impedance,need to the same length with $\pm 10\text{mil}$;
- 2.AC Coupling CAP should close to U7





Signal ends P/N routing with 100 ohm differential impedance

Single LED Mode:
GREEN_LED: OFF = Link off ON = Link on
YELLOW_LED: OFF = No activity BLINKING = Activity



DSP_SGMII1_ETH




Signal ends P/N routing with 100 ohm differential impedance

SGMII Data speed:1.25Gbaud

Layout Note:




- 1.Signal ends P/N routing with 100ohm differential impedance,need to the same length with ±10mil;
- 2.CAP should close to U13




Signal ends P/N routing with 100 ohm differential impedance

Single LED Mode:
GREEN_LED: OFF = Link off ON = Link on
YELLOW_LED: OFF = No activity BLINKING = Activity

RGMII1 PHY Address:00001



DSP_PCIE_RC




Data speed:5Gbaud/Lane

Layout Note:


- 1.Data signal ends P/N routing with 100ohm differential impedance,need to the same length with $\pm 1\text{mil}$;
- 2.AC coupling CAP should be placed close to Edge Connector

PCI Express x4 Edge Connector
FOR RC MODE

Signal ends P/N routing with 100 ohm differential impedance



DSP PCIe RC detect circuit.
ONLY FOR TESTING.
CUSTOMER DO NOT USE.



DSP PCIe RC reset control circuit.
ONLY FOR TESTING.
CUSTOMER DO NOT USE.


Tronlong® Guangzhou Tronlong Technology Co., Ltd.

Title DSP_PCIE_RC


Size A3 Document Number TL6678ZH-EVM

Date: Monday, December 20, 2021 Sheet 11 of 33



DSP_BUTTON



DSP_LED



DSP_GPIO



Tronlong®

Guangzhou Tronlong Technology Co., Ltd.

Title
DSP_LED/KEY/GPIO


Size
A3

Document Number
TL6678ZH-EVM


Date: Monday, December 20, 2021

Sheet 12 of 33


POWER INPUT




Current/Power Monitor




12V TO VDD_5V_MAIN




12V TO VDD_3V3_BANK




BANK POWER




12V TO VDD_1V8_BANK




3.3V TO VDD_1V5_BANK



3.3V TO VDD_1V2_ZYNQ





3.3V TO 2.5V



ALL ZYNQ POWER Layout Note:
All the power circuit need to be placed according to Tronlong's requirement.
All the power trace wide set to more than 10mil except for control signal.

DSP&ZYNQ_UART




CAUTION2 :


Signals have this symbol routing with 90 ohm differential impedance

Tronlong® Guangzhou Tronlong Technology Co., Ltd.	
Title DSP&ZYNQ_UART	
Size A4	Document Number TL6678ZH-EVM
Date: Monday, December 20, 2021	Sheet 14 of 33


ZYNQ POR/SRST RESET



RTC




BOOTSET




ZYNQ BOOT SET			
Boot Mode	MIO SWITCH	5	4
		1	2
JTAG Mode		0	0
Quad-SPI		1	0
SD Card		1	1
ON = 1 , OFF = 0			

HW Watch Dog




ZYNQ Configuration


MIO BANK VOLTAGE CONFIG




Encryption Key Backup Circuit




KEY




LED



JTAG



FAN





Layout Note:

U37,U100,U101 should be place in the middle of CON11 and CON0.

NOTE:
Emulation signals
TMS,TDI,TDO,and TCK_RET are
buffered because the distance
between the emulation header and
the processor is greater than
six inches.

Tronlong®		Guangzhou Tronlong Technology Co., Ltd.			
Title					
ZYNQ_JTAG/KEY/SRST/LED/FAN					
Size A3		Document Number TL6678ZH-EVM			
Date:		Monday, December 20, 2021		Sheet	16 of 33


SD CARD




CLK frequency:50MHz

Layout Note:

SD CARD should be routed according to Tronlong's requirement.


		Guangzhou Tronlong Technology Co., Ltd.			
Title					
ZYNQ_SD_CARD/USB_HUB					
Size	Document Number				
A4	TL6678ZH-EVM				
Date:	Monday, December 20, 2021	Sheet	17	of	33

Clock frequency: 26.667MHz

[illegible]


Clock frequency:125MHz

RGMII0_TD[3..0] & RGMII0_RD[3..0] Should be routed in Group and route same length reference to TXC & RXC with ±10mil.




RGMII0 PHY Address:00000


PHY Address Bits [4:3] are always set to '00'




LED CONTROL




Single LED Mode:
GREEN_LED: OFF = Link off ON = Link on
YELLOW_LED: OFF = No activity BLINKING = Activity




CAN




RS232



RS485



ISOLATE POWER



Tronlong®

Guangzhou Tronlong Technology Co., Ltd.


Title ZYNQ_RS485/CAN/RS232

Size A4 Document Number TL6678ZH-EVM

Date: Monday, December 20, 2021

Sheet 21 of 33


RES LCD




RGB Clock frequency:
148.5MHz

Layout Note:
LCD B[0..7]、LCD G[0..7]、
LCD R[0..7]、VDEN、VSYNC、
HSYNC、VCLK should be routed
in Group with same length.


RES TOUCH



LVDS



BACKLIGHT POWER




Clock frequency: 74.25MHz
data speed: 519.75Mbps

Layout Note:

Data signal ends P/N
routing with 100ohm
different impedance,
need to the same length
with $\pm 15\text{mil}$;

<div>Tronlong®</div>		Guangzhou Tronlong Technology Co., Ltd.	
Title			
ZYNQ_LCD/LVDS			
Size	Document Number		
B	TL6678ZH-EVM		
Date:	Monday, December 20, 2021	Sheet	22 of 33

HDMI OUT




Clock frequency:148.5MHz




Layout Note:
Should be routed in Group
and need to the same
length with ±10mil





- 4 F/V24/IO_L23N_T3_13/3V3
- 4 F/U24/IO_L23P_T3_13/3V3
- 4 F/U27/IO_L12N_T1_MRCC_13/3V3
- 4 F/P30/IO_L1P_T0_13/3V3
- 4 F/R30/IO_L1N_T0_13/3V3
- 4 F/U21/IO_0_13/3V3
- 4 F/U21/IO_25_13/3V3
- 4 F/U22/IO_L22P_T3_13/3V3
- 4 F/U26/IO_L12P_T1_MRCC_13/3V3
- 4 F/W30/IO_L8N_T1_13/3V3
- 4 F/V22/IO_L22N_T3_13/3V3
- 4 F/V28/IO_L7P_T1_13/3V3
- 4 F/V29/IO_L7N_T1_13/3V3
- 4 F/T25/IO_L17N_T2_13/3V3
- 4 F/T24/IO_L17P_T2_13/3V3
- 4 F/R22/IO_L21P_T3_DQS_13/3V3
- 4 F/W29/IO_L8P_T1_13/3V3
- 4 F/P29/IO_L4N_T0_13/3V3
- 4 F/N29/IO_L4P_T0_13/3V3
- 4 F/R23/IO_L21N_T3_DQS_13/3V3
- 4 F/U25/IO_L11P_T1_SRCC_13/3V3
- 4 F/V26/IO_L11N_T1_SRCC_13/3V3
- 4 F/T22/IO_L20P_T3_13/3V3
- 4 F/T23/IO_L20N_T3_13/3V3
- 4 F/R26/IO_L13N_T2_MRCC_13/3V3
- 4 F/R25/IO_L13P_T2_MRCC_13/3V3
- 4 F/Y25/IO_0_12/3V3
- 4 F/AA25/IO_25_12/3V3

I2C ADDRESS:
3B & 62H
3,4,13,15,24,26,31 F/E22/PS_MIO10_500/I2C0_SCL/3V3
3,4,13,15,24,26,31 F/A23/PS_MIO11_500/I2C0_SDA/3V3
4,19,20,22,24,29,31 F/D21/PS_POR_B_500/3V3



Layout Note:
HDMI TX0+/-、HDMI TX1+/-、HDMI TX2+/-、HDMI CLK+/-
100 ohm differential impedance matching control





Cable Name	Base Configuration (with Camera Control and Serial Communications)			Medium, Full and 80 Bit Configurations		
	Camera Connector	Frame Grabber Connector	Channel Link Signal	Camera Connector	Frame Grabber Connector	Channel Link Signal
Inner Shield	1	1	inner shield	1	1	inner shield
Inner Shield	14	14	inner shield	14	14	inner shield
PAIR1-	2	25	X0-	2	25	Y0-
PAIR1+	15	12	X0+	15	12	Y0+
PAIR2-	3	24	X1-	3	24	Y1-
PAIR2+	16	11	X1+	16	11	Y1+
PAIR3-	4	23	X2-	4	23	Y2-
PAIR3+	17	10	X2+	17	10	Y2+
PAIR4-	5	22	Xclk-	5	22	Yclk-
PAIR4+	18	9	Xclk+	18	9	Yclk+
PAIR5-	6	21	X3-	6	21	Y3-
PAIR5+	19	8	X3+	19	8	Y3+
PAIR6+	7	20	SerTC+	7	20	100 Ω
PAIR6-	20	7	SerTC-	20	7	terminated
PAIR7-	8	19	SerTFG-	8	19	Z0-
PAIR7+	21	6	SerTFG+	21	6	Z0+
PAIR8-	9	18	CC1-	9	18	Z1-
PAIR8+	22	5	CC1+	22	5	Z1+
PAIR9+	10	17	CC2+	10	17	Z2-
PAIR9-	23	4	CC2-	23	4	Z2+
PAIR10-	11	16	CC3-	11	16	Zclk-
PAIR10+	24	3	CC3+	24	3	Zclk+
PAIR11+	12	15	CC4+	12	15	Z3-
PAIR11-	25	2	CC4-	25	2	Z3+
Inner Shield	13	13	inner shield	13	13	inner shield
Inner Shield	26	26	inner shield	26	26	inner shield

Data speed:595Mbps

Layout Note:

Signal ends P/N routing with 100ohm differential impedance, All differential pairs need to the same length with ±15mil;

Tronlong®

Guangzhou Tronlong Technology Co., Ltd.

Title
ZYNQ_CAMERALINK

Size
A3







Document Number
TL6678ZH-EVM

Date: Monday, December 20, 2021 Sheet 25 of 33

Maximum Speed :10Gbps



CAUTION 2:

Signals held by this symbol should be routed with 100 ohm differential impedance




Data speed:DP 10Gbps
LA 2Gbps


- Layout Note:
- 1.LA Data signal ends P/N routing with 100ohm differential impedance,need to the same length with ±5mil;
 - 2.DP Data signal ends P/N routing with 100ohm differential impedance,need to the same length with ±1mil;



Tronlong®		Guangzhou Tronlong Technology Co., Ltd.		
Title ZYNQ_FMC_A				
Size A3	Document Number TL6678ZH-EVM			
Date:	Monday, December 20, 2021	Sheet	26	of 33





SFP+



Data speed:10Gbps

Layout Note:

Signal ends P/N routing with 100ohm differential impedance, need to the same length with $\pm 2\text{mil}$;



MODULE STATE	IO STATE	LED STATE
TX_FAULT Nomal Operation	TX_FAULT=1 TX_FAULT=0	ON OFF
RX_LOS & Module Absent Nomal Operation	RX_LOS=1 RX_LOS=0	ON OFF

Tronlong®

Guangzhou Tronlong Technology Co., Ltd.

Title
ZYNQ_SFP1&2


Size
A3

Document Number
TL6678ZH-EVM

Date: Monday, December 20, 2021

Sheet 28 of 33

ZYNQ PCIE EP



Data speed:5Gbaud/Lane

Layout Note:

- 1.Data signal ends P/N routing with 100ohm differential impedance,need to the same length with $\pm 1\text{mil}$;
- 2.AC coupling CAP should be placed close to Connector

PCIE X
100 Ω ($\pm 10\%$) differential impedance
Keep trace length as short as possible

Tronlong®

Guangzhou Tronlong Technology Co., Ltd.

Title
ZYNQ_PCIE_EP


Size
A4

Document Number
TL6678ZH-EVM


Date: Monday, December 20, 2021

Sheet 30 of 33

ZYNQ REF CLOCK



DSP PCIE REFCLK



100M_CLK Configuration

SET Bit	Value (100MHz)	Description
PR 1:0	00	Prescaler Divider:3 Feedback Divider:24
OD 2:0	101	Output Divider:6
OS 1:0	01	LVDS OSC_OUT Off


DSP_PCIECLK_SEL

DSP_PCIECLK_SEL	OPTION
0	PCie reference clock provided by EVM
1	PCie reference clock provided by SOM


Default output

CHANNEL	Frequency(MHz)	Type
Y0	156.25	CML
Y1	156.25	CML
Y2	125.00	LVDS
Y3	125.00	LVDS
Y4	66.66	LVDS
Y5	66.66	LVDS
Y6	100.00	LVDS
Y7	100.00	LVDS


XADC



COMMUNICATE



SATA



Data speed:6Gbps

Layout Note:

- Signal ends +/- routing with 100ohm differential impedance, need to the same length with $\pm 1\text{mil}$;
- AC coupling CAP should be placed close to connector

Tronlong®


Guangzhou Tronlong Technology Co., Ltd.

Title ZYNQ_XADC/COMMUNICATE/SATA

Size A4 Document Number TL6678ZH-EVM

Date: Monday, December 20, 2021 Sheet 32 of 33

LEVEL SHIFTER



PL I2C
LCD BL_EN
LCD PWM

18,28,32,33 F/A12/IO_L24N_T3_AD15N_35/3V3
18,28,33 F/E12/IO_L10N_T1_AD11N_35/3V3
18,28,33 F/F13/IO_L10P_T1_AD11P_35/3V3
18,28,32,33 F/A13/IO_L24P_T3_AD15P_35/3V3
22 F/M16/IO_25_VRP_35/3V3
22 F/K16/IO_0_VRN_35/3V3

