

EE 140/240A Lab

About Me

Matthew Dharmawan

- 3rd Year Undergraduate Student
- OH: Every Monday from 5-6pm at Cory 400

Come ask anything about the class
(homework, lecture, labs, project, exams)
(also Homework are due Monday, so you
can get your last minute questions answered
here)

- I run both the labs
 - Tues: 11am-2pm, 2pm-5pm




Lab Logistics

- Come to any of the two lab times, but you must attend lab every week, unless you are done with the lab assignment.
- There will be no prelabs for this class, but a lab report will be turned in at the due date. Please email me for any extenuating circumstances.
- Some labs will have a checkoff component as well (Lab 1 has a checkoff **and** a report). Think of the checkoff like a checkpoint to ensure you are on track.
- From the syllabus, Lab makes up 25% of your grade. This includes the 3 lab assignments and the project.

Lab Timeline

EE140/240A is all about Amplifier Design

- Lab 1: Introduction to Cadence
- Lab 2: Designing Amplifiers via Hand Calculations
- Lab 3: Designing Amplifiers via Python/Matlab Scripts
- Project: Amplifier Design for an Application




Lab 1


Introduction to Cadence

Introduction to **analog IC design flow** and **c̄adence**

iPhone X




Silicon Chip




Introduction to **analog IC design flow** and **c̄adence**

iPhone X




Specification	Value
Gain	> 65 dB
Power Consumption	< 1.1 mW
Bandwidth	> 100 MHz
Setting Time	200 ns


Introduction to **analog IC design flow** and **cā d e n c e**




Introduction to **analog IC design flow** and **cā d e n c e**




Steps along the Design Process




More Realistic Process...




More Realistic Process...






1. Schematic Drawing



2. Schematic Symbol





3. Testbench


Then there is Layout, DRC, LVS, and Post-Layout Extraction...

(you won't do this in this class, but it is likely you
would do this in industry or research!)


Here is a quick overview of these steps:

4. Layout






5. DRC (Design Rule Checking)



6. LVS (Layout vs. Schematic)



7. Post-Layout Extraction

Instructional Machines

- Can ssh to eda-X.eecs.berkeley.edu, where $X = 1-11$
- Can use remote login via X2Go (X2Go lets you return to your session later)
- But in my experience, the lab computers are much, much faster.
- Use instructional account credentials to log on (get account at <https://acropolis.cs.berkeley.edu/~account/webacct/>)
- Don't forget to save your work frequently and log out of machines when you are finished

Deliverables

- See the lab handout for the required plots / screenshots / explanations.
- There is a checkoff component and a lab report submission.
- Let me know if you have trouble with accounts, etc.
- Make sure your plots are legible!
- **Lab is Due February 6th at 11:59 pm.**
 - Checkoff in-person with Matthew
 - Report submitted to Gradescope