


EE140 Project Report

Yu (Jaray) Li
SID: 3039817966

May 1, 2024

Overview

Cadence Schematic



The first stage is a telescope NMOS amplifier. The voltage bias point is set to be $v_{bias1} = 1.13V$ and $v_{bias2} = 0.9V$. The second stage is a class AB amplifier with the input to the PMOS. A NMOS source follower is applied to set the v_{bias} of the NMOS and keep the amplified value of stage 1. The first stage contributes to most of the gain of the amplifier. The second stage is designed to have a good slew rate.

Comparison Table

This table shows the performance comparison between the design and the spec.

Performance	Design Specifications	Design Values
Settling Time	180.22ns	173ns
Power Consumption	$\leq 1.1\text{mW}$	$482.41\mu\text{W}$
Maximum total capacitance	2pF	50fF
Maximum total resistance	100M Ohm	100M Ohm
CMRR at DC	$\geq 65\text{dB}$	70.5221 dB
PSRR at DC	$\geq 50\text{dB}$	59.78 dB
Phase Margin	$\geq 45^\circ$	53.5°
FOM	$\frac{10^{-9}}{T_{settle} * P_{total}}$	11.98

Design

Consideration

- High Gain: meet static error and allow a greater proportion of 0.2% to go to dynamic, transient error.
- Slew Rate: The current drives a small capacitance (compensation), and the stage has a somewhat small output swing (the second stage applies gain to the signal).
- The standard differential amplifier doesn't provide enough gain; need to cascode and telescopic cascode is a valid option.

Settling time and required gain

My design is based on the idea to set the static and dynamic error each set to be 0.1%. The equation below shows the required DC gain to get a 0.1% static error.

$$\varepsilon_s = \frac{1}{1 + \beta A_{DC}}, \quad A_{DC} = \frac{1}{\beta} \left(\frac{1}{\varepsilon_s} - 1 \right) = \frac{1}{\frac{1}{3}} \left(\frac{1}{0.1\%} - 1 \right) = 2997.$$

The equation below shows the required closed loop gain dominant pole frequency.

$$\varepsilon_d = e^{-\frac{T_{settling}}{\tau_{3dB}}}, \quad \tau_{3dB} = \frac{T_{settling}}{\ln \varepsilon_d} = \frac{180 \text{ ns}}{\ln 0.001} = 26.05 \text{ ns}, \quad f_{3dB} = 38.39 \text{ MHz}$$

2-stage gm design

Due to the presence of the compensation capacitor, the other poles are separated from the main pole and are much larger than the unity-gain bandwidth. Therefore, we can consider the system to be a single-pole system.

For a single-pole system, the formula for loop gain is:

$$\beta H = \frac{\beta A}{1 + s w_p}$$

The unity gain bandwidth of the loop gain is: $\beta A w_p$

And the closed-loop gain of the single-pole system is as follows:

$$\frac{H}{1 + \beta H} = \frac{\frac{A}{1 + s w_p}}{1 + \frac{\beta A}{1 + s w_p}} = \frac{1}{1 + \beta A} * \frac{A}{1 + \frac{s}{w_p(1 + \beta A)}}$$

So in the preliminary analysis, we can use a simplified form. The main pole of the closed-loop gain is located at $w_p(1 + \beta A) \approx \beta A w_p$

From the formula we can see that the unity gain bandwidth of the loop gain is equal to the main pole of the closed-loop gain: $f_u = f_{3dB} = 38.39$ MHz, which is also the basis for our subsequent analysis.

For a 45 degree of phase margin, the non-dominant pole $w_{p2} = w_u = 2 \times p_i \times f_u$. From the lecture, the dominant pole is located at C_c , and the non-dominant pole is located at C_L . We can calculate g_{m2} :

$$g_{m2} = w_{p2} \times C_L$$

For g_{m1} , we know that the DC gain is $\beta A_1 A_2$, and the dominant pole is $w_{p1} = \frac{1}{r_{o1} C_C A_2}$. Then we can get:

$$w_u = \beta A_1 A_2 w_{p1} = \frac{\beta A_1 A_2}{r_{o1} C_C A_2} = \frac{\beta A_1}{r_{o1} C_C} = \frac{\beta g_{m1} r_{o1}}{r_{o1} C_C} = \frac{\beta g_{m1}}{C_C}$$

$$g_{m1} = \frac{w_u C_C}{\beta}$$

Transistor sizing design and parameters

From (2) we can get w_u . Then we can apply C_c to the circuit. For stage 1, I followed the gm/id script to sweep my gm/id and choose a reasonable length so that the ft of the transistor can meet the fu specification and the gain is maximized. This operation is consistent with the ideas in previous exercises EX5, EX6, etc. In addition, considering the phase margin, I also swept C_c to get a reasonable phase margin. Once I selected gm/id, I then used the script to find CDD/W and JD. By iteratively calculating gm, I can calculate the gain.

For stage 2, I swept the gm/id of the PMOS so that the input voltage bias was the same as the output voltage of stage 1. For the NMOS, I chose a smaller gm/id to reduce power. The parameters for the PMOS and NMOS were then used to size the source follower. The reason for using a source follower design here is from the idea of AB amplifier:

- It's effective DC level-shifter.
- Simple to bias and integrate into a class A common-source approach. Can bias with generally low current and use relative widths to set VGS of NMOS device.

- Overcome slew-rate limit that makes class A very power-hungry and take advantage of increased $g_{m,\text{eff}}$.

Transistor and Bias Summary

In the table below, I have listed the bias and parameters of the MOS in the circuit, where S1 represents the MOS in stage 1 and S2 represents the MOS in stage 2. The figure shows the parameters of I_D , V_{GS} , g_m , g_{ds} corresponding to the MOS.

MOS Number	I_D	V_{GS}	g_m	g_{ds}
<i>S1_M1</i>	1.2351 μ	377.02m	33.672 μ	1.9146 μ
<i>S1_M2</i>	1.2352 μ	377.02m	33.675 μ	1.9145 μ
<i>S1_M3</i>	1.2351 μ	395.20m	34.441 μ	625.26n
<i>S1_M4</i>	1.2352 μ	395.13m	34.479 μ	621.79n
<i>S1_M5</i>	1.2350 μ	587.14m	14.611 μ	329.80n
<i>S1_M6</i>	1.2349 μ	587.21m	14.603 μ	332.89n
<i>S1_M7</i>	1.2351 μ	578.33m	12.635 μ	2.2231 μ
<i>S1_M8</i>	1.2349 μ	578.33m	12.632 μ	2.2256 μ
<i>S1_M9</i>	2.4703 μ	545.56m	39.857 μ	3.5274 μ
<i>S1_M10</i>	3.4456 μ	545.56m	52.831 μ	1.9606 μ
<i>S2_M1</i>	221.21 μ	573.97m	3.3865m	84.092 μ
<i>S2_M2</i>	228.63 μ	610.17m	2.8979m	84.606 μ
<i>S2_M3</i>	57.663 μ	615.85m	932.41 μ	33.034 μ
<i>S2_M4</i>	57.663 μ	610.17m	728.40 μ	25.284 μ

Discussion

Design flow and implementation

In the first stage, I will try to design a large gain amplifier that provides most of the gain required to meet the static error. At the same time, it also needs to have better performance than the stage1 structure in exercise6, because I found its performance very poor when I reproduced ex6. Therefore, I chose the telescope amplifier taught in the course as my first stage. Then for the second stage, I consulted some materials, and after comprehensive consideration, I designed a class AB common source as my second stage to obtain a better slew rate. The gain of the second stage does not have to be very large. However, we should apply high-current, short-length devices to obtain a better slew rate.

Optimization of stage 1 amplifier gain

We know the g_{m1} value from β, C_c , and f_u . Then a Python script similar to the previous exercise can help scan g_m/I_D to try to find the best A_v , and at the same time filter out g_m/I_D that does not pass f_u . By formula derivation, we can know the gain of the telescopic amplifier as follows:

$$\begin{aligned} A_v &\approx g_{m2} (g_{m6} r_{o6} r_{o8} // g_{m4} r_{o2} r_{o4}) \\ &= g_{m2} \frac{g_{m6} r_{o6} r_{o8} g_{m4} r_{o2} r_{o4}}{g_{m6} r_{o6} r_{o8} + g_{m4} r_{o2} r_{o4}} \\ &= \frac{(g_{m2}/I_D * g_{m6}/I_D * g_{m4}/I_D) / ((g_{ds6}/I_D * g_{ds8}/I_D * g_{ds2}/I_D * g_{ds4}/I_D)}{(g_{m6}/I_D) / ((g_{ds6}/I_D)(g_{ds8}/I_D)) + (g_{m4}/I_D) / ((g_{ds2}/I_D)(g_{ds4}/I_D))} \end{aligned}$$

The highest gain obtained in the Python code is 1760 (V/V). The simulation gain is 460 (V/V).

Sizing the Compensate Capacitor

The increase in C_c will provide another discharge path for $S1_{-}V_{out}$. This change will cause the tail current to increase, thereby increasing the power consumption. In addition, the position of the non-main pole will also have a certain impact on the phase margin. From the formula, we know that the non-main pole is located at $w_{p2} = \frac{g_{m2}}{C_L}$, and the increase in C_c will increase C_L , thereby reducing the position of w_{p2} . This will make the phase margin smaller because the second pole is pulled down below the unity gain bandwidth. According to my experience and some attempts, if I use 1pF C_c , I will not be able to meet the corresponding specifications. However, applying 50fF can easily meet the specifications, so I choose to use 50fF here.

Sizing the gm/id & W/L of stage 2

During the design process, I first designed the first stage amplifier and biased the output voltage to 1.21V. Then for the second stage amplifier, what we need to do is to supplement and improve on the basis of the first stage. The design idea for the second stage is to make the slope large enough and ensure that the input voltage is biased to 1.21V. The gain of the second stage AB class common source amplifier is as follows:

$$\begin{aligned} A_v &\approx (g_{m1} + g_{m2})(r_{o1} \parallel r_{o2}) \\ &= (g_{m1} + g_{m2}) \frac{g_{ds1} \cdot g_{ds2}}{g_{ds1} + g_{ds2}} \\ &= \frac{g_{m1}/I_D + g_{m2}/I_D}{g_{ds1}/I_D + g_{ds2}/I_D} \end{aligned}$$

Based on this, since we need a 45-degree phase margin, we can set w_{p2} to unity gain bandwidth and provide C_L . From the equation above, we can get the overall g_{m2} :

$$G_{M2} = w_p \times C_L$$

$$G_{M2} = g_{m_n} + g_{m_p}$$

Using g_{m_p}/I_D to control the V_{GS} of the PMOS, we need V_{GS} to be 0.59V so that V_{in} is the same as the first stage output. From this, we can sweep g_{m_p} and see if the output matches. g_{m_n}/I_D controls the current of the second stage amplifier, and we need a large current to increase the slope. I swept g_{m_n}/I_D and saw if the slope was within spec.

Another design parameter that needs to be supplemented is the W/L value of the MOS. The larger the length, the greater the parasitic capacitance, which will reduce the charging speed. For this parameter, I used the minimum length to minimize the parasitic capacitance.

Design Issues and Tradeoffs:

Design Issues:

- (a) The output voltage of the first stage and the input voltage of the second stage must match.
- (b) The location of the second pole must be greater than unity frequency.
- (c) The gain of the loop gain must be large enough to ensure static error.
- (d) The 3dB bandwidth of the loop gain must be large enough to keep the dynamic error within specification.

Tradeoffs:


- (a) The slope of the second stage is a tradeoff with power. A larger slope requires more power.
- (b) The size of the compensation capacitor is a tradeoff with the tail current of the first stage. A larger compensation capacitor requires a larger tail current.

AC Figures

- Bode plots of the loop gain

Unity gain bandwidth = 21.63 MHz.

Phase Margin = 53.5 degree.




- CMRR and PSRR vs frequency

CMRR at DC = 70.52 dB.

PSRR_VDDL = 69.04 dB.

PSRR_VDDH = 59.78 dB.




Transient Figures

1. Waveform of the voltage at the load capacitor with legible markers for the settling time of the rising and falling 1.4V and 20mV output steps.


Vout Load (1.4V rising):

Settling time = $10.547\mu - 10.4\mu = 147$ ns




Vout Load (1.4V falling):

Settling time = $9.572\mu - 9.4\mu = 172$ ns.




Vout_Load (20mV rising):

Settling time = $10.515\mu - 10.4\mu = 115$ ns.



Vout_Load (20mV falling):


Settling time = $11.53\mu - 11.4\mu = 113$ ns.



- Settling error for rising and falling 1.4V and 20mV output steps at at the load capacitor with legible markers.


Settling error (high to low):

Settling error = 0.2% Settling time = $20.547\mu s - 20.4\mu s = 147$ ns




Settling error (low to high):

Settling error = 0.2% Settling time = $19.573\mu s - 19.4\mu s = 173$ ns




3. Waveform of the voltage at amplifier output for the rising and falling 1.4V and 20mV output steps.

Vout_amplifier (1.4V rising) & Vout_amplifier (1.4V falling)::




Vout_amplifier (20mV rising) & Vout_amplifier (20mV falling)::



4. Waveform of the currents drawn from VDDH and VDDL.
Current drawn (VDDH):



Current drawn (VDDL):



Testbench & Summary Table

Testbench Used

Name	Type	
vout	expr	vtime("tran "/out_int")
vout_load	expr	vtime("tran "/out_load")
vin	expr	vtime("tran "/in")
vin_n	expr	vtime("tran "/in_n")
reset	expr	vtime("tran "/reset")
i_vddl	expr	getData("/V1/PLUS" ?result "tran")
i_vddh	expr	getData("/V0/PLUS" ?result "tran")
avg_pow_vddl	expr	((VAR("vddl") * integ(i_vddl 2.4e-06 1.04e-05 nil)) / 8e-06)
avg_pow_vddh	expr	((VAR("vddh") * integ(i_vddh 2.4e-06 1.04e-05 nil)) / 8e-06)
settling_error	expr	((value(vout 2.2e-05) - vout) / value(vout 2.2e-05))
vout_high	expr	value(vout_load 2.14e-05)
vout_low	expr	value(vout_load 2.04e-05)
error_high	expr	(abs((vout_load - vout_high)) / (4 * VAR("vamp")))
error_low	expr	(abs((vout_load - vout_low)) / (4 * VAR("vamp")))
error_high_pretty	expr	clip(error_high 2.04e-05 2.14e-05)
error_low_pretty	expr	clip(error_low 1.94e-05 2.04e-05)

Name	Type	Details
CM_Gain	expr	vfreq("ac "/vcm_out")
DM_Gain	expr	vfreq("ac "/vdm_out")
CMRR	expr	dB20((DM_Gain / CM_Gain))
CMRR_at_DC	expr	value(CMRR 10)
VDDL_Gain	expr	vfreq("ac "/vps_out_vddl")
VDDH_Gain	expr	vfreq("ac "/vps_out_vddh")
PSRR_VDDL	expr	dB20((DM_Gain / VDDL_Gain))
PSRR_VDDH	expr	dB20((DM_Gain / VDDH_Gain))
Loop_Gain_Phase	expr	phaseDegUnwrapped(getData("loopGain" ?result "stb"))
Loop_Gain_dB20	expr	db(mag(getData("loopGain" ?result "stb")))

The test bench shown here is used to help calculate and plot all the SPEC values. I added two parameters `error_high_pretty` and `error_low_pretty` to the test bench to plot the error from high to low and from low to high. The x-axis is time and the y-axis is error.

SPEC Table

Project	SPEC	Designed Value
Settling Time	180 ns	173 ns
Power Consumption	≤ 1.1 mW	482.41 μ W
Total Capacitance	4 pF	50 fF
Total Resistance	100 M Ω	100 M Ω
CMRR at DC	≥ 65 dB	70.5221 dB
PSRR at DC	≥ 50 dB	59.78 dB
Phase Margin	≥ 45 degree	53.5 degree
FoM	$10^{-9}/(\text{Settling Time} \times \text{Power})$	11.98

Conclusion

Summary & Experience: In this two-stage operational amplifier design project, I employed a telescope structure for the first stage to achieve high gain. The telescope structure is well-suited as a front-end amplifier due to its high input impedance and low output impedance. For the second stage, I opted for a Class-AB amplifier structure to enhance the output slew rate and drive capability. The Class-AB amplifier, consisting of complementary NPN and PNP transistors, forms a push-pull output stage that ensures a large output swing while maintaining low quiescent power consumption.

To meet the settling time specification, I calculated the required 3dB bandwidth of the amplifier and determined the location of the first pole accordingly. During the design process, I utilized frequency compensation techniques, employing compensation capacitors to optimize the location of the second pole, thereby achieving a reasonable phase margin and ensuring system stability. I optimized the bias currents and transistor sizes of each stage to meet the specifications while minimizing chip area and power consumption.

Through this project, I applied the theoretical knowledge learned in the classroom to practical circuit design. By analyzing the specification requirements, selecting appropriate circuit architectures, calculating, and optimizing device parameters, I successfully implemented a two-stage operational amplifier that meets the given specifications. Throughout the design process, I deepened my understanding of various performance metrics of op-amps, such as gain, bandwidth, phase margin, and output swing. Furthermore, I experienced the challenges of transitioning from theory to practice, honing my problem-solving and debugging skills. These valuable experiences have been immensely beneficial to me and will serve as important guidance for my future work in analog circuit design.

Feedback: Regarding checkoff, I had to skip it because of lack of time. I hope the final design result can make some compensation for the checkoff score.

Scripts

```
1 // Part1:
2
3
4 import numpy as np
5 import matplotlib . pyplot as plt
6 from look_up import *
7 nch = importdata ( 'nch_1v.mat')
8 pch = importdata ( 'pch_1v.mat')
9 nch = importdata('nch_2v.mat')
10 pch = importdata('pch_1v.mat')
11 Lp = pch['L']
12 Ln = nch['L']
13 fu = 1e8
14 gm_id_range = np.linspace(5, 30, 50)
15 CL=1e-12
16 VDD=1.8
17 Vout_range=np.linspace(0.1, 1.5, 100)
18
19
20 def telescope_lab(fu=1e9, CL=1e-12, VDD=1.8, Vout_range=np.
    linspace(0.1, 1.7, 100)):
21     pch = importdata('pch_1v.mat')
22     nch = importdata('nch_1v.mat')
23     Lp = pch['L']
24     Ln = nch['L']
25     gm_id_range = np.linspace(5, 30, 50)
26
27
28     av_max_values = []
29     vout_opt_values = []
30     gm_id_opt_m4_values = []
31     gm_id_opt_m6_values = []
32     l_opt_m4_values = []
33     l_opt_m6_values = []
34
35     for Vout in Vout_range:
36         VDS_m4 = Vout / 2
37         VDS_m6 = (VDD - Vout) / 2
38
39         av_values = []
40         gm_id_m4_values = []
41         gm_id_m6_values = []
42         l_m4_values = []
```

```

43 l_m6_values = []
44
45 for l_m4 in Ln:
46     for l_m6 in Lp:
47         gm_id_range = np.linspace(5, 30, 50)
48
49         ft_m4 = look_up_vs_gm_id(nch, 'GM_CGG',
50                                 gm_id_range, vds=VDS_m4, l=l_m4) / (2 * np.pi)
51         m_m4 = ft_m4 >= fu
52         if np.any(m_m4):
53             gm_id_m4 = gm_id_range[max(np.where(m_m4 == 1)
54                                         [0])]
55             gds_id_m4 = look_up_vs_gm_id(nch, 'GDS_ID',
56                                         gm_id_m4, vds=VDS_m4, l=l_m4)
57         else:
58             continue
59
60         ft_m6 = look_up_vs_gm_id(pch, 'GM_CGG',
61                                 gm_id_range, vds=VDS_m6, l=l_m6) / (2 * np.pi)
62         m_m6 = ft_m6 >= fu
63         if np.any(m_m6):
64             gm_id_m6 = gm_id_range[max(np.where(m_m6 == 1)
65                                         [0])]
66             gds_id_m6 = look_up_vs_gm_id(pch, 'GDS_ID',
67                                         gm_id_m6, vds=VDS_m6, l=l_m6)
68         else:
69             continue
70
71         av = (gm_id_m4**2 * gm_id_m6) / (gm_id_m4 *
72                                           gds_id_m6**2 + gm_id_m6 * gds_id_m4)
73
74         av_values.append(av)
75         gm_id_m4_values.append(gm_id_m4)
76         gm_id_m6_values.append(gm_id_m6)
77         l_m4_values.append(l_m4)
78         l_m6_values.append(l_m6)
79
80 max_av_index = np.nanargmax(av_values)
81 av_max_values.append(av_values[max_av_index])
82 vout_opt_values.append(Vout)
83 gm_id_opt_m4_values.append(gm_id_m4_values[max_av_index])
84 gm_id_opt_m6_values.append(gm_id_m6_values[max_av_index])
85 l_opt_m4_values.append(l_m4_values[max_av_index])
86 l_opt_m6_values.append(l_m6_values[max_av_index])

```



```

81 max_av_index = np.nanargmax(av_max_values)
82 av_max = av_max_values[max_av_index]
83 vout_opt = vout_opt_values[max_av_index]
84 gm_id_opt_m4 = gm_id_opt_m4_values[max_av_index]
85 gm_id_opt_m6 = gm_id_opt_m6_values[max_av_index]
86 l_opt_m4 = l_opt_m4_values[max_av_index]
87 l_opt_m6 = l_opt_m6_values[max_av_index]
88
89 VDS_m4 = vout_opt / 2
90 VDS_m6 = (VDD - vout_opt) / 2
91 VGS_m4 = vout_opt
92 VGS_m6 = VDD - vout_opt
93
94 jd_m4 = look_up_vs_gm_id(nch, 'ID_W', gm_id_opt_m4, vds=VDS_m4
95     , l=l_opt_m4)
96 jd_m6 = look_up_vs_gm_id(pch, 'ID_W', gm_id_opt_m6, vds=VDS_m6
97     , l=l_opt_m6)
98 cdd_w_m4 = look_up_vs_gm_id(nch, 'CDD_W', gm_id_opt_m4, vds=
99     VDS_m4, l=l_opt_m4)
100 cdd_w_m6 = look_up_vs_gm_id(pch, 'CDD_W', gm_id_opt_m6, vds=
101     VDS_m6, l=l_opt_m6)
102 cdd_m4 = cdd_m6 = 0
103
104 for i in range(1, 10):
105     gm_m4 = 2 * np.pi * fu * (CL + cdd_m4 + cdd_m6)
106     gm_m6 = gm_m4
107     ID_m4 = gm_m4 / gm_id_opt_m4
108     ID_m6 = ID_m4
109     W_m4 = ID_m4 / jd_m4
110     W_m6 = ID_m6 / jd_m6
111     cdd_m4 = W_m4 * cdd_w_m4
112     cdd_m6 = W_m6 * cdd_w_m6
113
114 result = {
115     'fu': fu,
116     'cdd_m4': cdd_m4,
117     'cdd_m6': cdd_m6,
118     'gm_m4': gm_m4,
119     'gm_m6': gm_m6,
120     'gm_id_opt_m4': gm_id_opt_m4,
121     'gm_id_opt_m6': gm_id_opt_m6,
122     'l_opt_m4': l_opt_m4,
123     'l_opt_m6': l_opt_m6,
124     'vout_opt': vout_opt,
125     'VGS_m4': VGS_m4,

```

```

122         'VGS_m6': VGS_m6,
123         'VDS_m4': VDS_m4,
124         'VDS_m6': VDS_m6,
125         'ID_m4': ID_m4,
126         'ID_m6': ID_m6,
127         'W_m4': W_m4,
128         'W_m6': W_m6,
129         'av_max': av_max
130     }
131
132     return result
133
134
135 pch = importdata('pch_2v.mat')
136 nch = importdata('nch_2v.mat')
137 Lp = pch['L']
138 Ln = nch['L']
139
140 fu = 1e9
141 CL = 1e-12
142 VDD = 1.8
143 Vout_range = np.linspace(0.1, 1.7, 100)
144
145 av_max_values = []
146 vout_opt_values = []
147 gm_id_opt_m4_values = []
148 gm_id_opt_m6_values = []
149 l_opt_m4_values = []
150 l_opt_m6_values = []
151
152 for Vout in Vout_range:
153     VDS_m4 = Vout / 2
154     VDS_m6 = (VDD - Vout) / 2
155
156     av_values = []
157     gm_id_m4_values = []
158     gm_id_m6_values = []
159     l_m4_values = []
160     l_m6_values = []
161
162     for l_m4 in Ln:
163         for l_m6 in Lp:
164             gm_id_range = np.linspace(5, 30, 50)
165

```

```

166         ft_m4 = look_up_vs_gm_id(nch, 'GM_CGG', gm_id_range,
167                                   vds=VDS_m4, l=l_m4) / (2 * np.pi)
168     m_m4 = ft_m4 >= fu
169     if np.any(m_m4):
170         gm_id_m4 = gm_id_range[max(np.where(m_m4 == 1)[0])
171                                   ]
172         gds_id_m4 = look_up_vs_gm_id(nch, 'GDS_ID',
173                                       gm_id_m4, vds=VDS_m4, l=l_m4)
174     else:
175         continue
176
177     ft_m6 = look_up_vs_gm_id(pch, 'GM_CGG', gm_id_range,
178                               vds=VDS_m6, l=l_m6) / (2 * np.pi)
179     m_m6 = ft_m6 >= fu
180     if np.any(m_m6):
181         gm_id_m6 = gm_id_range[max(np.where(m_m6 == 1)[0])
182                                   ]
183         gds_id_m6 = look_up_vs_gm_id(pch, 'GDS_ID',
184                                       gm_id_m6, vds=VDS_m6, l=l_m6)
185     else:
186         continue
187
188     av = (gm_id_m4**2 * gm_id_m6) / (gm_id_m4 * gds_id_m6
189                                       **2 + gm_id_m6 * gds_id_m4)
190
191     av_values.append(av)
192     gm_id_m4_values.append(gm_id_m4)
193     gm_id_m6_values.append(gm_id_m6)
194     l_m4_values.append(l_m4)
195     l_m6_values.append(l_m6)
196
197     max_av_index = np.nanargmax(av_values)
198     av_max_values.append(av_values[max_av_index])
199     vout_opt_values.append(Vout)
200     gm_id_opt_m4_values.append(gm_id_m4_values[max_av_index])
201     gm_id_opt_m6_values.append(gm_id_m6_values[max_av_index])
202     l_opt_m4_values.append(l_m4_values[max_av_index])
203     l_opt_m6_values.append(l_m6_values[max_av_index])
204
205     max_av_index = np.nanargmax(av_max_values)
206     av_max = av_max_values[max_av_index]
207     vout_opt = vout_opt_values[max_av_index]
208     gm_id_opt_m4 = gm_id_opt_m4_values[max_av_index]
209     gm_id_opt_m6 = gm_id_opt_m6_values[max_av_index]
210     l_opt_m4 = l_opt_m4_values[max_av_index]

```

```

204 l_opt_m6 = l_opt_m6_values[max_av_index]
205
206 VDS_m4 = vout_opt / 2
207 VDS_m6 = (VDD - vout_opt) / 2
208 VGS_m4 = vout_opt
209 VGS_m6 = VDD - vout_opt
210
211 jd_m4 = look_up_vs_gm_id(nch, 'ID_W', gm_id_opt_m4, vds=VDS_m4, l=
    l_opt_m4)
212 jd_m6 = look_up_vs_gm_id(pch, 'ID_W', gm_id_opt_m6, vds=VDS_m6, l=
    l_opt_m6)
213 cdd_w_m4 = look_up_vs_gm_id(nch, 'CDD_W', gm_id_opt_m4, vds=VDS_m4
    , l=l_opt_m4)
214 cdd_w_m6 = look_up_vs_gm_id(pch, 'CDD_W', gm_id_opt_m6, vds=VDS_m6
    , l=l_opt_m6)
215 cdd_m4 = cdd_m6 = 0
216
217 for i in range(1, 10):
218     gm_m4 = 2 * np.pi * fu * (CL + cdd_m4 + cdd_m6)
219     gm_m6 = gm_m4
220     ID_m4 = gm_m4 / gm_id_opt_m4
221     ID_m6 = ID_m4
222     W_m4 = ID_m4 / jd_m4
223     W_m6 = ID_m6 / jd_m6
224     cdd_m4 = W_m4 * cdd_w_m4
225     cdd_m6 = W_m6 * cdd_w_m6
226
227 print(f"fu: {fu}")
228 print(f"cdd_m4: {cdd_m4}")
229 print(f"cdd_m6: {cdd_m6}")
230 print(f"gm_m4: {gm_m4}")
231 print(f"gm_m6: {gm_m6}")
232 print(f"gm_id_opt_m4: {gm_id_opt_m4}")
233 print(f"gm_id_opt_m6: {gm_id_opt_m6}")
234 print(f"l_opt_m4: {l_opt_m4}")
235 print(f"l_opt_m6: {l_opt_m6}")
236 print(f"vout_opt: {vout_opt}")
237 print(f"VGS_m4: {VGS_m4}")
238 print(f"VGS_m6: {VGS_m6}")
239 print(f"VDS_m4: {VDS_m4}")
240 print(f"VDS_m6: {VDS_m6}")
241 print(f"ID_m4: {ID_m4}")
242 print(f"ID_m6: {ID_m6}")
243 print(f"W_m4: {W_m4}")
244 print(f"W_m6: {W_m6}")

```

```

245 print(f"av_max: {av_max}")
246
247
248 Part2:
249 import numpy as np
250 import matplotlib.pyplot as plt
251 from look_up import *
252
253 # Load data
254 pch = importdata('pch_2v.mat')
255 nch = importdata('nch_2v.mat')
256 Lp = pch['L']
257 Ln = nch['L']
258
259 # Sweep gm/id for stage 1
260 def stage1_sizing(fu, CL, VDD, Vout_range):
261     av_max_values = []
262     vout_opt_values = []
263     gm_id_opt_m4_values = []
264     gm_id_opt_m6_values = []
265     l_opt_m4_values = []
266     l_opt_m6_values = []
267
268     for Vout in Vout_range:
269         VDS_m4 = Vout / 2
270         VDS_m6 = (VDD - Vout) / 2
271
272         av_values = []
273         gm_id_m4_values = []
274         gm_id_m6_values = []
275         l_m4_values = []
276         l_m6_values = []
277
278         for l_m4 in Ln:
279             for l_m6 in Lp:
280                 gm_id_range = np.linspace(5, 30, 50)
281
282                 ft_m4 = look_up_vs_gm_id(nch, 'GM_CGG',
283                                         gm_id_range, vds=VDS_m4, l=l_m4) / (2 * np.pi)
284                 m_m4 = ft_m4 >= fu
285                 if np.any(m_m4):
286                     gm_id_m4 = gm_id_range[max(np.where(m_m4 == 1)

```

```

287         else:
288             continue
289
290         ft_m6 = look_up_vs_gm_id(pch, 'GM_CGG',
291                                 gm_id_range, vds=VDS_m6, l=l_m6) / (2 * np.pi)
292         m_m6 = ft_m6 >= fu
293         if np.any(m_m6):
294             gm_id_m6 = gm_id_range[max(np.where(m_m6 == 1)
295                                             [0])]
296             gds_id_m6 = look_up_vs_gm_id(pch, 'GDS_ID',
297                                           gm_id_m6, vds=VDS_m6, l=l_m6)
298         else:
299             continue
300
301         av = (gm_id_m4**2 * gm_id_m6) / (gm_id_m4 *
302                                           gds_id_m6**2 + gm_id_m6 * gds_id_m4)
303
304         av_values.append(av)
305         gm_id_m4_values.append(gm_id_m4)
306         gm_id_m6_values.append(gm_id_m6)
307         l_m4_values.append(l_m4)
308         l_m6_values.append(l_m6)
309
310         max_av_index = np.nanargmax(av_values)
311         av_max_values.append(av_values[max_av_index])
312         vout_opt_values.append(Vout)
313         gm_id_opt_m4_values.append(gm_id_m4_values[max_av_index])
314         gm_id_opt_m6_values.append(gm_id_m6_values[max_av_index])
315         l_opt_m4_values.append(l_m4_values[max_av_index])
316         l_opt_m6_values.append(l_m6_values[max_av_index])
317
318         max_av_index = np.nanargmax(av_max_values)
319         av_max = av_max_values[max_av_index]
320         vout_opt = vout_opt_values[max_av_index]
321         gm_id_opt_m4 = gm_id_opt_m4_values[max_av_index]
322         gm_id_opt_m6 = gm_id_opt_m6_values[max_av_index]
323         l_opt_m4 = l_opt_m4_values[max_av_index]
324         l_opt_m6 = l_opt_m6_values[max_av_index]
325
326         VDS_m4 = vout_opt / 2
327         VDS_m6 = (VDD - vout_opt) / 2
328         VGS_m4 = vout_opt
329         VGS_m6 = VDD - vout_opt

```

```

327     jd_m4 = look_up_vs_gm_id(nch, 'ID_W', gm_id_opt_m4, vds=VDS_m4
328         , l=l_opt_m4)
329     jd_m6 = look_up_vs_gm_id(pch, 'ID_W', gm_id_opt_m6, vds=VDS_m6
330         , l=l_opt_m6)
331     cdd_w_m4 = look_up_vs_gm_id(nch, 'CDD_W', gm_id_opt_m4, vds=
332         VDS_m4, l=l_opt_m4)
333     cdd_w_m6 = look_up_vs_gm_id(pch, 'CDD_W', gm_id_opt_m6, vds=
334         VDS_m6, l=l_opt_m6)
335     cdd_m4 = cdd_m6 = 0
336
337     for i in range(1, 10):
338         gm_m4 = 2 * np.pi * fu * (CL + cdd_m4 + cdd_m6)
339         gm_m6 = gm_m4
340         ID_m4 = gm_m4 / gm_id_opt_m4
341         ID_m6 = ID_m4
342         W_m4 = ID_m4 / jd_m4
343         W_m6 = ID_m6 / jd_m6
344         cdd_m4 = W_m4 * cdd_w_m4
345         cdd_m6 = W_m6 * cdd_w_m6
346
347     return gm_id_opt_m4, gm_id_opt_m6, l_opt_m4, l_opt_m6, av_max,
348         vout_opt, VGS_m4, VDS_m4, gm_m4, ID_m4, W_m4, VGS_m6,
349         VDS_m6, gm_m6, ID_m6, W_m6
350
351 # Sweep gm/id for stage 2
352 def stage2_sizing(gm_stage1, ID_stage1, Vout_stage1):
353     gm_id_range = np.linspace(6, 20, 50)
354
355     # Sweep gmp to match input voltage
356     gmp_values = []
357     vgs_values = []
358     for gmp in gm_id_range:
359         vgs = look_up_vs_gm_id(pch, 'VGS', gmp, vds=1.15, l=0.18)
360         if abs(vgs - Vout_stage1) < 0.01:
361             gmp_values.append(gmp)
362             vgs_values.append(vgs)
363     gmp_opt = gmp_values[np.argmin(abs(vgs_values - Vout_stage1))]
364
365     # Sweep gmn for largest current
366     gmn_values = []
367     id_values = []
368     for gmn in gm_id_range:
369         id = look_up_vs_gm_id(nch, 'ID_W', gmn, vds=0.65, l=0.18)
370         * 10 # assume W=10um
371         gmn_values.append(gmn)

```

```

365         id_values.append(id)
366
367     gmn_opt_idx = np.argmax(id_values)
368     gmn_opt = gmn_values[gmn_opt_idx]
369     id_opt = id_values[gmn_opt_idx]
370
371     Wp_min = (gm_stage1/gmp_opt) / look_up_vs_gm_id(pch, 'ID_W',
372                                                     gmp_opt, vds=1.15, l=0.18)
373     Wn_min = (gm_stage1/gmn_opt) / look_up_vs_gm_id(nch, 'ID_W',
374                                                     gmn_opt, vds=0.65, l=0.18)
375
376     return gmp_opt, gmn_opt, Wp_min, Wn_min, id_opt
377
378 # Testbench
379 def testbench(design):
380     print(f"Stage 1 gm/id (NMOS): {design['gm_id_opt_m4']:.2f} V
381           ^-1")
382     print(f"Stage 1 gm/id (PMOS): {design['gm_id_opt_m6']:.2f} V
383           ^-1")
384     print(f"Stage 1 L (NMOS): {design['l_opt_m4']*1e6:.2f} um")
385     print(f"Stage 1 L (PMOS): {design['l_opt_m6']*1e6:.2f} um")
386     print(f"Stage 1 Av_max: {design['av_max']:.2f} V/V")
387     print(f"Stage 1 Vout_opt: {design['vout_opt']:.2f} V")
388     print(f"Stage 1 VGS (NMOS): {design['VGS_m4']:.2f} V")
389     print(f"Stage 1 VDS (NMOS): {design['VDS_m4']:.2f} V")
390     print(f"Stage 1 gm (NMOS): {design['gm_m4']*1e3:.2f} mA/V")
391     print(f"Stage 1 ID (NMOS): {design['ID_m4']*1e3:.2f} mA")
392     print(f"Stage 1 W (NMOS): {design['W_m4']*1e6:.2f} um")
393     print(f"Stage 1 VGS (PMOS): {design['VGS_m6']:.2f} V")
394     print(f"Stage 1 VDS (PMOS): {design['VDS_m6']:.2f} V")
395     print(f"Stage 1 gm (PMOS): {design['gm_m6']*1e3:.2f} mA/V")
396     print(f"Stage 1 ID (PMOS): {design['ID_m6']*1e3:.2f} mA")
397     print(f"Stage 1 W (PMOS): {design['W_m6']*1e6:.2f} um")
398
399     print(f"Stage 2 gm/id (PMOS): {design['gmp_opt']:.2f} V^-1")
400     print(f"Stage 2 gm/id (NMOS): {design['gmn_opt']:.2f} V^-1")
401     print(f"Stage 2 W (PMOS): {design['Wp_min']*1e6:.2f} um")
402     print(f"Stage 2 W (NMOS): {design['Wn_min']*1e6:.2f} um")
403     print(f"Stage 2 ID: {design['id_opt']*1e3:.2f} mA")
404
405 # Main
406 if __name__ == '__main__':
407     fu = 1e9
408     CL = 1e-12
409     VDD = 1.8

```



```

406 Vout_range = np.linspace(0.1, 1.7, 100)
407
408 gm_id_opt_m4, gm_id_opt_m6, l_opt_m4, l_opt_m6, av_max,
    vout_opt, VGS_m4, VDS_m4, gm_m4, ID_m4, W_m4, VGS_m6,
    VDS_m6, gm_m6, ID_m6, W_m6 = stage1_sizing(fu, CL, VDD,
    Vout_range)
409
410 gmp_opt, gmn_opt, Wp_min, Wn_min, id_opt = stage2_sizing(gm_m4
    , ID_m4, vout_opt)
411
412 design = {
413     'gm_id_opt_m4': gm_id_opt_m4,
414     'gm_id_opt_m6': gm_id_opt_m6,
415     'l_opt_m4': l_opt_m4,
416     'l_opt_m6': l_opt_m6,
417     'av_max': av_max,
418     'vout_opt': vout_opt,
419     'VGS_m4': VGS_m4,
420     'VDS_m4': VDS_m4,
421     'gm_m4': gm_m4,
422     'ID_m4': ID_m4,
423     'W_m4': W_m4,
424     'VGS_m6': VGS_m6,
425     'VDS_m6': VDS_m6,
426     'gm_m6': gm_m6,
427     'ID_m6': ID_m6,
428     'W_m6': W_m6,
429     'gmp_opt': gmp_opt,
430     'gmn_opt': gmn_opt,
431     'Wp_min': Wp_min,
432     'Wn_min': Wn_min,
433     'id_opt': id_opt
434 }
435
436 testbench(design)

```