
EE140 Project Report

Yu (Jaray) Li SID: 3039817966

May 1, 2024

Overview

Cadence Schematic



The first stage is a telescope NMOS amplifier. The voltage bias point is set to be vbias1= 1.13V and vbias2 = 0.9V. The second stage is a class AB amplifier with the input to the PMOS. A NMOS source follower is applied to set the vbias of the NMOS and keep the amplified value of stage 1. The first stage contributes to most of the gain of the amplifier. The second stage is designed to have a good slew rate.

Comparison Table

This table shows the performance comparison between the design and the spec.

Performance	Design Specifications	Design Values
Settling Time	180.22 ns	173ns
Power Consumption	$\leq 1.1 \text{mW}$	$482.41 \mu W$
Maximum total capacitance	2pF	50 fF
Maximum total resistance	100M Ohm	100M Ohm
CMRR at DC	$\geq 65 dB$	$70.5221~\mathrm{dB}$
PSRR at DC	$\geq 50 dB$	59.78 dB
Phase Margin	$\geq 45^{\circ}$	53.5°
FOM	$\frac{10^{-9}}{T_{settle} * P_{total}}$	11.98

Design

Consideration

- High Gain: meet static error and allow a greater proportion of 0.2% to go to dynamic, transient error.
- Slew Rate: The current drives a small capacitance (compensation), and the stage has a somewhat small output swing (the second stage applies gain to the signal).
- The standard differential amplifier doesn't provide enough gain; need to cascode and telescopic cascode is a valid option.

Settling time and required gain

My design is based on the idea to set the static and dynamic error each set to be 0.1%. The equation below shows the required DC gain to get a 0.1% static error.

$$\varepsilon_s = \frac{1}{1 + \beta A_{DC}}, \quad A_{DC} = \frac{1}{\beta} \left(\frac{1}{\varepsilon_s} - 1 \right) = \frac{1}{\frac{1}{3}} \left(\frac{1}{0.1\%} - 1 \right) = 2997.$$

The equation below shows the required closed loop gain dominant pole frequency.

$$\varepsilon_d = e^{-\frac{T_{settling}}{\tau_{3dB}}}, \quad \tau_{3dB} = \frac{T_{settling}}{\ln \varepsilon_d} = \frac{180 \text{ ns}}{\ln 0.001} = 26.05 \text{ ns}, \quad f_{3dB} = 38.39 \text{ MHz}$$

2-stage gm design

Due to the presence of the compensation capacitor, the other poles are separated from the main pole and are much larger than the unity-gain bandwidth. Therefore, we can consider the system to be a single-pole system.

For a single-pole system, the formula for loop gain is:

$$\beta H = \frac{\beta A}{1 + s w_p}$$

The unity gain bandwidth of the loop gain is: βAw_p

And the closed-loop gain of the single-pole system is as follows:

$$\frac{H}{1+\beta H} = \frac{\frac{A}{1+sw_p}}{1+\frac{\beta A}{1+sw_p}} = \frac{1}{1+\beta A} * \frac{A}{1+\frac{s}{w_p(1+\beta A)}}$$

So in the preliminary analysis, we can use a simplified form. The main pole of the closed-loop gain is located at $w_p(1 + \beta A) \approx \beta A w_p$

From the formula we can see that the unity gain bandwidth of the loop gain is equal to the main pole of the closed-loop gain: $f_u = f_{3dB} = 38.39$ MHz ,which is also the basis for our subsequent analysis.

For a 45 degree of phase margin, the non-dominant pole $w_{p2} = w_u = 2 \times p_i \times f_u$. From the lecture, the dominant pole is located at C_c , and the non-dominant pole is located at C_L . We can calculate g_{m2} :

$$g_{m2} = w_{p2} \times C_L$$

For g_{m1} , we know that the DC gain is $\beta A_1 A_2$, and the dominant pole is $w_{p1} = \frac{1}{r_{o1} C_C A_2}$. Then we can get:

$$w_{u} = \beta A_{1} A_{2} w_{p1} = \frac{\beta A_{1} A_{2}}{r_{o1} C_{C} A_{2}} = \frac{\beta A_{1}}{r_{o1} C_{C}} = \frac{\beta g_{m1} r_{o1}}{r_{o1} C_{C}} = \frac{\beta g_{m1}}{C_{C}}$$
$$g_{m1} = \frac{w_{u} C_{C}}{\beta}$$

Transistor sizing design and parameters

From (2) we can get wu. Then we can apply Cc to the circuit. For stage 1, I followed the gm/id script to sweep my gm/id and choose a reasonable length so that the ft of the transistor can meet the fu specification and the gain is maximized. This operation is consistent with the ideas in previous exercises EX5, EX6, etc. In addition, considering the phase margin, I also swept Cc to get a reasonable phase margin. Once I selected gm/id, I then used the script to find CDD/W and JD. By iteratively calculating gm, I can calculate the gain.

For stage 2, I swept the gm/id of the PMOS so that the input voltage bias was the same as the output voltage of stage 1. For the NMOS, I chose a smaller gm/id to reduce power. The parameters for the PMOS and NMOS were then used to size the source follower. The reason for using a source follower design here is from the idea of AB amplifer:

- It's effective DC level-shifter.
- Simple to bias and integrate into a class A common-source approach. Can bias with generally low current and use relative widths to set VGS of NMOS device.

• Overcome slew-rate limit that makes class A very power-hungry and take advantage of increased $g_{m,\text{eff}}$.

Transistor and Bias Summary

In the table below, I have listed the bias and parameters of the MOS in the circuit, where S1 represents the MOS in stage 1 and S2 represents the MOS in stage 2. The figure shows the parameters of I_D , V_{GS} , g_m , g_{ds} corresponding to the MOS.

MOS Number	I_D	V_{GS}	g_m	g_{ds}
S1_M1	1.2351μ	377.02m	33.672μ	1.9146μ
$S1_M2$	1.2352μ	$377.02 {\rm m}$	33.675μ	1.9145μ
$S1_M3$	1.2351μ	$395.20 {\rm m}$	34.441μ	625.26n
$S1_M4$	1.2352μ	395.13 m	34.479μ	621.79n
$S1_M5$	1.2350μ	587.14m	14.611μ	329.80n
$S1_M6$	1.2349μ	587.21m	14.603μ	332.89n
$S1_M7$	1.2351μ	578.33m	12.635μ	2.2231μ
$S1_M8$	1.2349μ	578.33m	12.632μ	2.2256μ
$S1_M9$	2.4703μ	545.56 m	39.857μ	3.5274μ
$S1_M10$	3.4456μ	545.56 m	52.831μ	1.9606μ
$S2_M1$	221.21μ	573.97 m	$3.3865 {\rm m}$	84.092μ
$S2_M2$	228.63μ	610.17m	$2.8979 {\rm m}$	84.606μ
$S2_M3$	57.663μ	615.85 m	932.41μ	33.034μ
$S2_M4$	57.663μ	610.17m	728.40μ	25.284μ

Discussion

Design flow and implementation

In the first stage, I will try to design a large gain amplifier that provides most of the gain required to meet the static error. At the same time, it also needs to have better performance than the stage1 structure in exercise6, because I found its performance very poor when I reproduced ex6. Therefore, I chose the telescope amplifier taught in the course as my first stage. Then for the second stage, I consulted some materials, and after comprehensive consideration, I designed a class AB common source as my second stage to obtain a better slew rate. The gain of the second stage does not have to be very large. However, we should apply high-current, short-length devices to obtain a better slew rate.

Optimization of stage 1 amplifier gain

We know the g_{m1} value from β , C_c , and f_u . Then a Python script similar to the previous exercise can help scan g_m/I_D to try to find the best A_v , and at the same time filter out g_m/I_D that does not pass f_u . By formula derivation, we can know the gain of the telescopic amplifier as follows:

$$A_{V} \approx g_{m2} (g_{mb} Y_{06} Y_{08} // g_{m4} Y_{02} Y_{04})$$

$$= g_{m2} \frac{g_{mb} Y_{06} Y_{08} g_{m4} Y_{02} Y_{04}}{g_{mb} Y_{06} Y_{06} + g_{m4} Y_{02} Y_{04}}$$

$$= \frac{(g_{mb} Y_{10} * g_{mb} Y_{10} * g_{m4} Y_{10}) (g_{d4} g_{10} * g_{d4} g_{10} * g_{d4} g_{10} * g_{d4} g_{10})}{(g_{mb} Y_{10}) (g_{d4} g_{10}) + (g_{m4} Y_{10}) (g_{d4} g_{10}) + (g_{m4} Y_{10}) (g_{d4} g_{10})}$$


The highest gain obtained in the Python code is 1760 (V/V). The simulation gain is 460 (V/V).

Sizing the Compensate Capacitor

The increase in C_c will provide another discharge path for $S1_V_{out}$. This change will cause the tail current to increase, thereby increasing the power consumption. In addition, the position of the non-main pole will also have a certain impact on the phase margin. From the formula, we know that the non-main pole is located at $w_{p2} = \frac{g_{m2}}{C_L}$, and the increase in C_c will increase C_L , thereby reducing the position of w_{p2} . This will make the phase margin smaller because the second pole is pulled down below the unity gain bandwidth. According to my experience and some attempts, if I use 1pF C_c , I will not be able to meet the corresponding specifications. However, applying 50fF can easily meet the specifications, so I choose to use 50fF here.

Sizing the gm/id & W/L of stage 2

During the design process, I first designed the first stage amplifier and biased the output voltage to 1.21V. Then for the second stage amplifier, what we need to do is to supplement and improve on the basis of the first stage. The design idea for the second stage is to make the slope large enough and ensure that the input voltage is biased to 1.21V. The gain of the second stage AB class common source amplifier is as follows:



Based on this, since we need a 45-degree phase margin, we can set w_{p2} to unity gain bandwidth and provide C_L . From the equation above, we can get the overall g_{m2} :

$$G_{M2} = w_p \times C_L$$

$$G_{M2} = g_{m_n} + g_{m_p}$$

Using g_{m_p}/I_D to control the V_{GS} of the PMOS, we need V_{GS} to be 0.59V so that V_{in} is the same as the first stage output. From this, we can sweep g_{m_p} and see if the output matches. g_{m_n}/I_D controls the current of the second stage amplifier, and we need a large current to increase the slope. I swept g_{m_n}/I_D and saw if the slope was within spec.

Another design parameter that needs to be supplemented is the W/L value of the MOS. The larger the length, the greater the parasitic capacitance, which will reduce the charging speed. For this parameter, I used the minimum length to minimize the parasitic capacitance.

Design Issues and Tradeoffs:

Design Issues:

- (a) The output voltage of the first stage and the input voltage of the second stage must match.
- (b) The location of the second pole must be greater than unity frequency.
- (c) The gain of the loop gain must be large enough to ensure static error.
- (d) The 3dB bandwidth of the loop gain must be large enough to keep the dynamic error within specification.


Tradeoffs:

- (a) The slope of the second stage is a tradeoff with power. A larger slope requires more power.
- (b) The size of the compensation capacitor is a tradeoff with the tail current of the first stage. A larger compensation capacitor requires a larger tail current.

AC Figures

• Bode plots of the loop gain

Unity gain bandwidth = 21.63 MHz. Phase Margin = 53.5 degree.




• CMRR and PSRR vs frequency

CMRR at DC = 70.52 dB.

 $PSRR_VDDL = 69.04 dB.$

 $PSRR_{-}VDDH = 59.78 \text{ dB}.$




Transient Figures

1. Waveform of the voltage at the load capacitor with legible markers for the settling time of the rising and falling $1.4{\rm V}$ and $20{\rm mV}$ output steps.


Vout_Load (1.4V rising):

Settling time = $10.547\mu - 10.4\mu = 147$ ns




Vout_Load (1.4V falling):

Settling time = $9.572\mu - 9.4\mu = 172 \text{ ns.}$




Vout_Load (20mV rising):

Settling time = $10.515\mu - 10.4\mu = 115$ ns.



Vout_Load (20mV falling):


Settling time = $11.53\mu - 11.4\mu = 113$ ns.



2. Settling error for rising and falling $1.4\mathrm{V}$ and $20\mathrm{mV}$ output steps at at the load capacitor with legible markers.


Settling error (high to low):

Settling error = 0.2% Settling time = $20.547\mu s - 20.4\mu s = 147$ ns




Settling error (low to high):

Settling error = 0.2% Settling time = $19.573\mu s - 19.4\mu s = 173$ ns




3. Waveform of the vot lage at amplifier output for the rising and falling $1.4\mathrm{V}$ and $20\mathrm{mV}$ output steps.


$Vout_amplifier~(1.4V~rising)~\&~Vout_amplifier~(1.4V~falling)::$




 $Vout_amplifier~(20mV~rising)~\&~Vout_amplifier~(20mV~falling)::$



4. Waveform of the currents drawn from VDDH and VDDL. Current drawn (VDDH):



Current drawn (VDDL):



Testbench & Summary Table

Testbench Used

Name	Туре	
vout	expr	vtime('tran "/out_int")
vout_load	expr	vtime('tran "/out_load")
vin	expr	vtime('tran "/in")
vin_n	expr	vtime('tran "/in_n")
reset	expr	vtime('tran "/reset")
i_vddl	expr	getData("/V1/PLUS" ?result "tran")
i_vddh	expr	getData("/V0/PLUS" ?result "tran")
avg_pow_vddl	expr	((VAR("vddl") * integ(i_vddl 2.4e-06 1.04e-05 nil)) / 8e-06)
avg_pow_vddh	expr	((VAR("vddh") * integ(i_vddh 2.4e-06 1.04e-05 nil)) / 8e-06)
settling_error	expr	((value(vout 2.2e-05) - vout) / value(vout 2.2e-05))
vout_high	expr	value(vout_load 2.14e-05)
vout_low	expr	value(vout_load 2.04e-05)
error_high	expr	(abs((vout_load - vout_high)) / (4 * VAR("vamp")))
error_low	expr	(abs((vout_load - vout_low)) / (4 * VAR("vamp")))
error_high_pretty	expr	clip(error_high 2.04e-05 2.14e-05)
error_low_pretty	expr	clip(error_low 1.94e-05 2.04e-05)

expr	vfreq('ac "/vcm_out")
expr	vfreq("ac "/vdm_out")
expr	dB20((DM_Gain / CM_Gain))
expr	value(CMRR 10)
expr	vfreq('ac "/vps_out_vddl")
expr	vfreq('ac "/vps_out_vddh")
expr	dB20((DM_Gain / VDDL_Gain))
expr	dB20((DM_Gain / VDDH_Gain))
expr	phaseDegUnwrapped(getData("loopGain" ?result "stb"))
expr	db(mag(getData("loopGain" ?result "stb")))
	expr expr expr expr expr expr expr expr

The test bench shown here is used to help calculate and plot all the SPEC values. I added two parameters error_high_pretty and error_low_pretty to the test bench to plot the error from high to low and from low to high. The x-axis is time and the y-axis is error.

SPEC Table

Project	SPEC	Designed Value
Settling Time	180 ns	173 ns
Power Consumption	$\leq 1.1 \text{ mW}$	$482.41 \; \mu W$
Total Capacitance	4 pF	50 fF
Total Resistance	$100~\mathrm{M}\Omega$	$100~\mathrm{M}\Omega$
CMRR at DC	$\geq 65 \text{ dB}$	$70.5221~\mathrm{dB}$
PSRR at DC	$\geq 50 \text{ dB}$	$59.78~\mathrm{dB}$
Phase Margin	$\geq 45 \text{ degree}$	53.5 degree
FoM	$10^{-9}/(\text{Settling Time } \times Power)$	11.98

Conclusion

Summary & Experience: In this two-stage operational amplifier design project, I employed a telescope structure for the first stage to achieve high gain. The telescope structure is well-suited as a front-end amplifier due to its high input impedance and low output impedance. For the second stage, I opted for a Class-AB amplifier structure to enhance the output slew rate and drive capability. The Class-AB amplifier, consisting of complementary NPN and PNP transistors, forms a push-pull output stage that ensures a large output swing while maintaining low quiescent power consumption.

To meet the settling time specification, I calculated the required 3dB bandwidth of the amplifier and determined the location of the first pole accordingly. During the design process, I utilized frequency compensation techniques, employing compensation capacitors to optimize the location of the second pole, thereby achieving a reasonable phase margin and ensuring system stability. I optimized the bias currents and transistor sizes of each stage to meet the specifications while minimizing chip area and power consumption.

Through this project, I applied the theoretical knowledge learned in the classroom to practical circuit design. By analyzing the specification requirements, selecting appropriate circuit architectures, calculating, and optimizing device parameters, I successfully implemented a two-stage operational amplifier that meets the given specifications. Throughout the design process, I deepened my understanding of various performance metrics of op-amps, such as gain, bandwidth, phase margin, and output swing. Furthermore, I experienced the challenges of transitioning from theory to practice, honing my problem-solving and debugging skills. These valuable experiences have been immensely beneficial to me and will serve as important guidance for my future work in analog circuit design.

Feedback: Regarding checkoff, I had to skip it because of lack of time. I hope the final design result can make some compensation for the checkoff score.

Scripts

```
// Part1:
  import numpy as np
  import matplotlib . pyplot as plt
6 from look_up import *
  nch = importdata ( 'nch_1v.mat')
  pch = importdata ( 'pch_1v.mat')
  nch = importdata('nch_2v.mat')
  pch = importdata('pch_1v.mat')
  Lp = pch['L']
12
  Ln = nch['L']
  fu = 1e8
  gm_id_range = np.linspace(5, 30, 50)
14
  CL = 1e - 12
15
  VDD=1.8
  Vout_range=np.linspace(0.1, 1.5, 100)
17
18
19
  def telescope_lab(fu=1e9, CL=1e-12, VDD=1.8, Vout_range=np.
20
      linspace(0.1, 1.7, 100)):
       pch = importdata('pch_1v.mat')
21
       nch = importdata('nch_1v.mat')
       Lp = pch['L']
23
       Ln = nch['L']
       gm_id_range = np.linspace(5, 30, 50)
26
27
       av_max_values = []
28
       vout_opt_values = []
       gm_id_opt_m4_values = []
       gm_id_opt_m6_values = []
       l_opt_m4_values = []
       l_opt_m6_values = []
34
       for Vout in Vout_range:
35
           VDS_m4 = Vout / 2
           VDS_m6 = (VDD - Vout) / 2
37
           av_values = []
           gm_id_m4_values = []
           gm_id_m6_values = []
41
           l_m4_values = []
42
```

```
l_m6_values = []
43
           for l_m4 in Ln:
45
               for l_m6 in Lp:
46
                   gm_id_range = np.linspace(5, 30, 50)
47
48
                   ft_m4 = look_up_vs_gm_id(nch, 'GM_CGG',
                      gm_id_range, vds=VDS_m4, l=l_m4) / (2 * np.pi)
                   m_m4 = ft_m4 >= fu
                   if np.any(m_m4):
                        gm_id_m4 = gm_id_range[max(np.where(m_m4 == 1)
                        gds_id_m4 = look_up_vs_gm_id(nch, 'GDS_ID',
53
                           gm_id_m4, vds=VDS_m4, l=l_m4)
                   else:
                        continue
56
                   ft_m6 = look_up_vs_gm_id(pch, 'GM_CGG',
                      gm_id_range, vds=VDS_m6, l=l_m6) / (2 * np.pi)
                   m_m6 = ft_m6 >= fu
58
                   if np.any(m_m6):
59
                        gm_id_m6 = gm_id_range[max(np.where(m_m6 == 1)
                           [0])]
                        gds_id_m6 = look_up_vs_gm_id(pch, 'GDS_ID',
61
                           gm_id_m6, vds=VDS_m6, l=l_m6)
                   else:
                        continue
64
                   av = (gm_id_m4**2 * gm_id_m6) / (gm_id_m4 *
                       gds_id_m6**2 + gm_id_m6 * gds_id_m4)
                   av_values.append(av)
67
                   gm_id_m4_values.append(gm_id_m4)
68
                   gm_id_m6_values.append(gm_id_m6)
                   1_m4_values.append(1_m4)
70
                   1_m6_values.append(1_m6)
71
           max_av_index = np.nanargmax(av_values)
           av_max_values.append(av_values[max_av_index])
           vout_opt_values.append(Vout)
75
           gm_id_opt_m4_values.append(gm_id_m4_values[max_av_index])
76
           gm_id_opt_m6_values.append(gm_id_m6_values[max_av_index])
77
           1_opt_m4_values.append(l_m4_values[max_av_index])
78
           1_opt_m6_values.append(l_m6_values[max_av_index])
```

```
max_av_index = np.nanargmax(av_max_values)
       av_max = av_max_values[max_av_index]
82
       vout_opt = vout_opt_values[max_av_index]
83
       gm_id_opt_m4 = gm_id_opt_m4_values[max_av_index]
84
       gm_id_opt_m6 = gm_id_opt_m6_values[max_av_index]
85
       l_opt_m4 = l_opt_m4_values[max_av_index]
86
       l_opt_m6 = l_opt_m6_values[max_av_index]
       VDS_m4 = vout_opt / 2
       VDS_m6 = (VDD - vout_opt) / 2
90
       VGS_m4 = vout_opt
91
       VGS_m6 = VDD - vout_opt
92
93
       jd_m4 = look_up_vs_gm_id(nch, 'ID_W', gm_id_opt_m4, vds=VDS_m4
94
           , l=l_opt_m4)
       jd_m6 = look_up_vs_gm_id(pch, 'ID_W', gm_id_opt_m6, vds=VDS_m6
           , l=l_opt_m6)
       cdd_w_m4 = look_up_vs_gm_id(nch, 'CDD_W', gm_id_opt_m4, vds=
96
          VDS_m4, l=l_opt_m4)
       cdd_w_m6 = look_up_vs_gm_id(pch, 'CDD_W', gm_id_opt_m6, vds=
97
           VDS_m6, l=l_opt_m6)
       cdd_m4 = cdd_m6 = 0
98
       for i in range (1, 10):
100
            gm_m4 = 2 * np.pi * fu * (CL + cdd_m4 + cdd_m6)
            gm_m6 = gm_m4
            ID_m4 = gm_m4 / gm_id_opt_m4
            ID_m6 = ID_m4
104
            W_m4 = ID_m4 / jd_m4
105
            W_m6 = ID_m6 / jd_m6
            cdd_m4 = W_m4 * cdd_w_m4
107
            cdd_m6 = W_m6 * cdd_w_m6
108
109
       result = {
            'fu': fu,
111
            'cdd_m4': cdd_m4,
112
            'cdd_m6': cdd_m6,
113
            'gm_m4': gm_m4,
114
            'gm_m6': gm_m6,
            'gm_id_opt_m4': gm_id_opt_m4,
116
            'gm_id_opt_m6': gm_id_opt_m6,
            'l_opt_m4': l_opt_m4,
118
            'l_opt_m6': l_opt_m6,
            'vout_opt': vout_opt,
120
            'VGS_m4': VGS_m4,
121
```

```
'VGS_m6': VGS_m6,
122
             'VDS_m4': VDS_m4,
123
             'VDS_m6': VDS_m6,
124
             'ID_m4': ID_m4,
             'ID_m6': ID_m6,
126
             'W_m4': W_m4,
127
             'W_m6': W_m6,
             'av_max': av_max
129
        }
130
131
        return result
133
134
   pch = importdata('pch_2v.mat')
135
   nch = importdata('nch_2v.mat')
   Lp = pch['L']
137
   Ln = nch['L']
138
   fu = 1e9
140
   CL = 1e-12
141
   VDD = 1.8
142
   Vout_range = np.linspace(0.1, 1.7, 100)
143
144
   av_max_values = []
145
   vout_opt_values = []
146
   gm_id_opt_m4_values = []
147
   gm_id_opt_m6_values = []
148
   l_opt_m4_values = []
149
   l_opt_m6_values = []
150
   for Vout in Vout_range:
152
        VDS_m4 = Vout / 2
153
        VDS_m6 = (VDD - Vout) / 2
154
155
        av_values = []
156
        gm_id_m4_values = []
157
        gm_id_m6_values = []
        1_m4_values = []
159
        l_m6_values = []
160
161
        for l_m4 in Ln:
             for l_m6 in Lp:
163
                 gm_id_range = np.linspace(5, 30, 50)
164
165
```

```
ft_m4 = look_up_vs_gm_id(nch, 'GM_CGG', gm_id_range,
166
                   vds=VDS_m4, l=l_m4) / (2 * np.pi)
                m_m4 = ft_m4 >= fu
167
                if np.any(m_m4):
                    gm_id_m4 = gm_id_range[max(np.where(m_m4 == 1)[0])
169
                    gds_id_m4 = look_up_vs_gm_id(nch, 'GDS_ID',
                        gm_id_m4, vds=VDS_m4, l=l_m4)
                else:
171
                    continue
173
                ft_m6 = look_up_vs_gm_id(pch, 'GM_CGG', gm_id_range,
174
                   vds=VDS_m6, l=l_m6) / (2 * np.pi)
                m_m6 = ft_m6 >= fu
                if np.any(m_m6):
176
                    gm_id_m6 = gm_id_range[max(np.where(m_m6 == 1)[0])
                       ]
                    gds_id_m6 = look_up_vs_gm_id(pch, 'GDS_ID',
178
                       gm_id_m6, vds=VDS_m6, l=l_m6)
                else:
179
                    continue
180
181
                av = (gm_id_m4**2 * gm_id_m6) / (gm_id_m4 * gds_id_m6)
                   **2 + gm_id_m6 * gds_id_m4)
183
                av_values.append(av)
184
                gm_id_m4_values.append(gm_id_m4)
185
                gm_id_m6_values.append(gm_id_m6)
186
                1_m4_values.append(1_m4)
187
                1_m6_values.append(1_m6)
189
       max_av_index = np.nanargmax(av_values)
190
       av_max_values.append(av_values[max_av_index])
191
       vout_opt_values.append(Vout)
       gm_id_opt_m4_values.append(gm_id_m4_values[max_av_index])
       gm_id_opt_m6_values.append(gm_id_m6_values[max_av_index])
194
       1_opt_m4_values.append(l_m4_values[max_av_index])
195
       1_opt_m6_values.append(l_m6_values[max_av_index])
196
197
   max_av_index = np.nanargmax(av_max_values)
198
   av_max = av_max_values[max_av_index]
199
   vout_opt = vout_opt_values[max_av_index]
200
   gm_id_opt_m4 = gm_id_opt_m4_values[max_av_index]
201
   gm_id_opt_m6 = gm_id_opt_m6_values[max_av_index]
   1_opt_m4 = 1_opt_m4_values[max_av_index]
```

```
l_opt_m6 = l_opt_m6_values[max_av_index]
205
   VDS_m4 = vout_opt / 2
206
   VDS_m6 = (VDD - vout_opt) / 2
207
   VGS_m4 = vout_opt
208
   VGS_m6 = VDD - vout_opt
209
   jd_m4 = look_up_vs_gm_id(nch, 'ID_W', gm_id_opt_m4, vds=VDS_m4, l=
211
      l_opt_m4)
   jd_m6 = look_up_vs_gm_id(pch, 'ID_W', gm_id_opt_m6, vds=VDS_m6, l=
212
      l_opt_m6)
   cdd_w_m4 = look_up_vs_gm_id(nch, 'CDD_W', gm_id_opt_m4, vds=VDS_m4
213
      , l=l_opt_m4)
   cdd_w_m6 = look_up_vs_gm_id(pch, 'CDD_W', gm_id_opt_m6, vds=VDS_m6
214
      , l=l_opt_m6)
   cdd_m4 = cdd_m6 = 0
215
216
217
   for i in range(1, 10):
       gm_m4 = 2 * np.pi * fu * (CL + cdd_m4 + cdd_m6)
218
       gm_m6 = gm_m4
219
       ID_m4 = gm_m4 / gm_id_opt_m4
220
       ID_m6 = ID_m4
221
       W_m4 = ID_m4 / jd_m4
       W_m6 = ID_m6 / jd_m6
223
       cdd_m4 = W_m4 * cdd_w_m4
224
       cdd_m6 = W_m6 * cdd_w_m6
225
226
   print(f"fu: {fu}")
227
   print(f"cdd_m4: {cdd_m4}")
228
   print(f"cdd_m6: {cdd_m6}")
   print(f"gm_m4: {gm_m4}")
   print(f"gm_m6: {gm_m6}")
231
   print(f"gm_id_opt_m4: {gm_id_opt_m4}")
232
   print(f"gm_id_opt_m6: {gm_id_opt_m6}")
233
   print(f"l_opt_m4: {l_opt_m4}")
234
   print(f"l_opt_m6: {l_opt_m6}")
235
   print(f"vout_opt: {vout_opt}")
   print(f"VGS_m4: {VGS_m4}")
   print(f"VGS_m6: {VGS_m6}")
238
   print(f"VDS_m4: {VDS_m4}")
239
   print(f"VDS_m6: {VDS_m6}")
240
   print(f"ID_m4: {ID_m4}")
241
   print(f"ID_m6: {ID_m6}")
242
   print(f"W_m4: {W_m4}")
   print(f"W_m6: {W_m6}")
```

```
print(f"av_max: {av_max}")
246
247
   Part2:
248
   import numpy as np
249
   import matplotlib.pyplot as plt
250
   from look_up import *
251
   # Load data
253
   pch = importdata('pch_2v.mat')
254
   nch = importdata('nch_2v.mat')
255
   Lp = pch['L']
256
   Ln = nch['L']
257
   # Sweep gm/id for stage 1
259
   def stage1_sizing(fu, CL, VDD, Vout_range):
260
        av_max_values = []
261
        vout_opt_values = []
262
        gm_id_opt_m4_values =
263
        gm_id_opt_m6_values = []
264
        l_opt_m4_values = []
265
        l_opt_m6_values = []
266
267
        for Vout in Vout_range:
268
            VDS_m4 = Vout / 2
269
            VDS_m6 = (VDD - Vout) / 2
270
271
            av_values = []
272
            gm_id_m4_values = []
273
            gm_id_m6_values = []
            l_m4_values = []
275
            l_m6_values = []
276
277
            for l_m4 in Ln:
278
                 for l_m6 in Lp:
279
                     gm_id_range = np.linspace(5, 30, 50)
280
                     ft_m4 = look_up_vs_gm_id(nch, 'GM_CGG',
                         gm_id_range, vds=VDS_m4, l=l_m4) / (2 * np.pi)
                     m_m4 = ft_m4 >= fu
283
                     if np.any(m_m4):
284
                          gm_id_m4 = gm_id_range[max(np.where(m_m4 == 1)
285
                             [0])]
                          gds_id_m4 = look_up_vs_gm_id(nch, 'GDS_ID',
286
                             gm_id_m4, vds=VDS_m4, l=l_m4)
```

```
else:
287
                         continue
288
289
                     ft_m6 = look_up_vs_gm_id(pch, 'GM_CGG',
290
                        gm_id_range, vds=VDS_m6, l=l_m6) / (2 * np.pi)
                    m_m6 = ft_m6 >= fu
291
                     if np.any(m_m6):
292
                         gm_id_m6 = gm_id_range[max(np.where(m_m6 == 1)
                            [0])
                         gds_id_m6 = look_up_vs_gm_id(pch, 'GDS_ID',
294
                            gm_id_m6, vds=VDS_m6, l=l_m6)
                     else:
295
                         continue
296
297
                    av = (gm_id_m4**2 * gm_id_m6) / (gm_id_m4 *
                        gds_id_m6**2 + gm_id_m6 * gds_id_m4)
299
                     av_values.append(av)
300
                     gm_id_m4_values.append(gm_id_m4)
301
                     gm_id_m6_values.append(gm_id_m6)
302
                     1_m4_values.append(1_m4)
303
                    1_m6_values.append(1_m6)
304
            max_av_index = np.nanargmax(av_values)
306
            av_max_values.append(av_values[max_av_index])
307
            vout_opt_values.append(Vout)
308
            gm_id_opt_m4_values.append(gm_id_m4_values[max_av_index])
309
            gm_id_opt_m6_values.append(gm_id_m6_values[max_av_index])
310
            1_opt_m4_values.append(l_m4_values[max_av_index])
311
            1_opt_m6_values.append(l_m6_values[max_av_index])
313
       max_av_index = np.nanargmax(av_max_values)
314
       av_max = av_max_values[max_av_index]
315
       vout_opt = vout_opt_values[max_av_index]
316
       gm_id_opt_m4 = gm_id_opt_m4_values[max_av_index]
317
       gm_id_opt_m6 = gm_id_opt_m6_values[max_av_index]
318
       l_opt_m4 = l_opt_m4_values[max_av_index]
319
       1_opt_m6 = 1_opt_m6_values[max_av_index]
321
       VDS_m4 = vout_opt / 2
322
       VDS_m6 = (VDD - vout_opt) / 2
323
       VGS_m4 = vout_opt
324
       VGS_m6 = VDD - vout_opt
325
326
```

```
jd_m4 = look_up_vs_gm_id(nch, 'ID_W', gm_id_opt_m4, vds=VDS_m4
327
           , l=l_opt_m4)
       jd_m6 = look_up_vs_gm_id(pch, 'ID_W', gm_id_opt_m6, vds=VDS_m6
328
           , l=l_opt_m6)
       cdd_w_m4 = look_up_vs_gm_id(nch, 'CDD_W', gm_id_opt_m4, vds=
329
          VDS_m4, l=l_opt_m4)
       cdd_w_m6 = look_up_vs_gm_id(pch, 'CDD_W', gm_id_opt_m6, vds=
          VDS_m6, l=l_opt_m6)
       cdd_m4 = cdd_m6 = 0
331
332
       for i in range (1, 10):
333
            gm_m4 = 2 * np.pi * fu * (CL + cdd_m4 + cdd_m6)
334
            gm_m6 = gm_m4
335
            ID_m4 = gm_m4 / gm_id_opt_m4
336
            ID_m6 = ID_m4
            W_m4 = ID_m4 / jd_m4
            W_m6 = ID_m6 / jd_m6
339
            cdd_m4 = W_m4 * cdd_w_m4
340
            cdd_m6 = W_m6 * cdd_w_m6
341
342
       return gm_id_opt_m4, gm_id_opt_m6, l_opt_m4, l_opt_m6, av_max,
343
            vout_opt, VGS_m4, VDS_m4, gm_m4, ID_m4, W_m4, VGS_m6,
          VDS_m6, gm_m6, ID_m6, W_m6
344
   # Sweep gm/id for stage 2
345
   def stage2_sizing(gm_stage1, ID_stage1, Vout_stage1):
346
       gm_id_range = np.linspace(6, 20, 50)
347
348
       # Sweep gmp to match input voltage
349
       gmp_values = []
       vgs_values = []
351
       for gmp in gm_id_range:
352
            vgs = look_up_vs_gm_id(pch, 'VGS', gmp, vds=1.15, l=0.18)
353
            if abs(vgs - Vout_stage1) < 0.01:
354
                gmp_values.append(gmp)
355
                vgs_values.append(vgs)
356
       gmp_opt = gmp_values[np.argmin(abs(vgs_values - Vout_stage1))]
       # Sweep gmn for largest current
359
       gmn_values = []
360
       id_values = []
361
       for gmn in gm_id_range:
362
            id = look_up_vs_gm_id(nch, 'ID_W', gmn, vds=0.65, l=0.18)
363
                     # assume W=10um
               * 10
            gmn_values.append(gmn)
364
```

```
id_values.append(id)
365
366
       gmn_opt_idx = np.argmax(id_values)
367
       gmn_opt = gmn_values[gmn_opt_idx]
368
       id_opt = id_values[gmn_opt_idx]
369
370
       Wp_min = (gm_stage1/gmp_opt) / look_up_vs_gm_id(pch, 'ID_W',
371
          gmp_opt, vds=1.15, l=0.18)
       Wn_min = (gm_stage1/gmn_opt) / look_up_vs_gm_id(nch, 'ID_W',
372
          gmn_opt, vds=0.65, l=0.18)
373
       return gmp_opt, gmn_opt, Wp_min, Wn_min, id_opt
374
375
   # Testbench
376
   def testbench (design):
377
       print(f"Stage 1 gm/id (NMOS): {design['gm_id_opt_m4']:.2f} V
378
          ^-1")
       print(f"Stage 1 gm/id (PMOS): {design['gm_id_opt_m6']:.2f} V
379
          ^-1")
       print(f"Stage 1 L (NMOS): {design['l_opt_m4']*1e6:.2f} um")
380
       print(f"Stage 1 L (PMOS): {design['l_opt_m6']*1e6:.2f} um")
381
       print(f"Stage 1 Av_max: {design['av_max']:.2f} V/V")
       print(f"Stage 1 Vout_opt: {design['vout_opt']:.2f} V")
       print(f"Stage 1 VGS (NMOS): {design['VGS_m4']:.2f} V")
384
       print(f"Stage 1 VDS (NMOS): {design['VDS_m4']:.2f} V")
385
       print(f"Stage 1 gm (NMOS): {design['gm_m4']*1e3:.2f} mA/V")
386
       print(f"Stage 1 ID (NMOS): {design['ID_m4']*1e3:.2f} mA")
387
       print(f"Stage 1 W (NMOS): {design['W_m4']*1e6:.2f} um")
388
       print(f"Stage 1 VGS (PMOS): {design['VGS_m6']:.2f} V")
389
       print(f"Stage 1 VDS (PMOS): {design['VDS_m6']:.2f} V")
       print(f"Stage 1 gm (PMOS): {design['gm_m6']*1e3:.2f} mA/V")
391
       print(f"Stage 1 ID (PMOS): {design['ID_m6']*1e3:.2f} mA")
392
       print(f"Stage 1 W (PMOS): {design['W_m6']*1e6:.2f} um")
393
394
       print(f"Stage 2 gm/id (PMOS): {design['gmp_opt']:.2f} V^-1")
395
       print(f"Stage 2 gm/id (NMOS): {design['gmn_opt']:.2f} V^-1")
396
       print(f"Stage 2 W (PMOS): {design['Wp_min']*1e6:.2f} um")
397
       print(f"Stage 2 W (NMOS): {design['Wn_min']*1e6:.2f} um")
       print(f"Stage 2 ID: {design['id_opt']*1e3:.2f} mA")
399
400
   # Main
401
   if __name__ == '__main__':
402
       fu = 1e9
403
       CL = 1e-12
404
       VDD = 1.8
405
```

```
Vout_range = np.linspace(0.1, 1.7, 100)
407
408
        gm_id_opt_m4, gm_id_opt_m6, l_opt_m4, l_opt_m6, av_max,
           vout_opt, VGS_m4, VDS_m4, gm_m4, ID_m4, W_m4, VGS_m6,
           VDS_m6, gm_m6, ID_m6, W_m6 = stage1_sizing(fu, CL, VDD,
           Vout_range)
409
        gmp_opt, gmn_opt, Wp_min, Wn_min, id_opt = stage2_sizing(gm_m4
410
           , ID_m4, vout_opt)
411
        design = {
412
            'gm_id_opt_m4': gm_id_opt_m4,
413
            'gm_id_opt_m6': gm_id_opt_m6,
414
            'l_opt_m4': l_opt_m4,
415
            'l_opt_m6': l_opt_m6,
416
            'av_max': av_max,
            'vout_opt': vout_opt,
418
            'VGS_{m4}': VGS_{m4},
419
            'VDS_m4': VDS_m4,
420
            'gm_m4': gm_m4,
421
            'ID_m4': ID_m4,
422
            'W_m4': W_m4,
423
            'VGS_m6': VGS_m6,
            'VDS_m6': VDS_m6,
425
            'gm_m6': gm_m6,
426
            'ID_m6': ID_m6,
427
            'W_m6': W_m6,
428
            'gmp_opt': gmp_opt,
429
            'gmn_opt': gmn_opt,
430
            'Wp_min': Wp_min,
            'Wn_min': Wn_min,
432
            'id_opt': id_opt
433
        }
434
435
        testbench (design)
436
```