





ECEN 454 - Lab 9 Report
Luke Lopez

Delay Route



Schematics



Calculation of G

$$G = \prod g_i \quad (i = 1, 2, 3, 4, \dots, 9)$$

$$G = 4 * \left(\frac{4}{3}\right)^8 = 40$$

$$H = C_{\text{load}} / C_{\text{xor}}$$

$$= 30 \text{ fF} / 2 \text{ fF}$$

$$= 15$$

$$b_1 = (C_{\text{xor}} + C_{\text{nand2}}) / C_{\text{xor}}$$

$$= (2 fF + 2 fF) / 2 fF$$

$$= 2$$

$$b2, b4, b6, b8 = (C_{xor} + C_{nand2}) / C_{nand2}$$

$$= (2 fF + 2 fF) / 2 fF$$

$$= 2$$

$$b3, b5, b7, b9 = 1$$

$$B = b1 \times b2 \times b3 \times b4 \times b5 \times b6 \times b7 \times b8 \times b9$$

$$= 2 \times 2 \times 1 \times 2 \times 1 \times 2 \times 1 \times 2 \times 1$$

$$= 2^5$$

$$= 32$$

Calulations

G	40
H	15
B	32

$$GHB = 19200 = F$$

$F^{1/9} = 2.99$ which is within bounds of what we desired, so no resizing necessary.

The transistors were all ideally sized using techniques learned in lecture. The base w/l = 500n/200. With W having a multiplier of 10 as a base. Then ideally sizing them for each stage.