

ECEN 474/704: Lab 08

Transconductance Amplifier

Luke Lopez


UIN: 332005186


Due date: 11/21/25

I. DISCUSSION OF THE LAB AND RESULTS


The purpose of this lab was to attain familiarity with OTA circuits. These are powerful since they can allow us to manipulate our transconductance of circuits and are very similar to gain amplifiers. The main design choices will be the ratio of a couple transistors and the desired output current.

III. SUB-CIRCUIT AND TEST BENCH SCHEMATICS













IV. LAYOUT(S) AND FLOOR PLAN(S)



V. DRC AND LVS RESULTS



Calibre - RVE v2024.2_29.16 : TransAmp.drc.results

FileViewHighlightToolsWindowSetupHelp



Search


Filter: Show UnresolvedTransAmp2 Results (in 2 of 2503 Checks), 2 Waived


Check / Cell	Results
 Check GREPDL_RX_minR	1
 Check GREPDL_PC_minR	1

2

Rule File Pathname: _cmhv7sf.drc.cal_
Local PC minimum estimated density with 126 um tiling within (CHIPEDGE, CRACKSTOP), need to be >= 5 %


Calibre Run Completed Successfully -- Results are Valid

 Check GREPDL_PC_minR




VI. SIMULATION RESULTS

Power Consumption:




Note: Power stays within 127 - 122 uW, well under the 500uW limit.


Output swing:




Open loop Transconductance vs Frequency



Open Loop Voltage gain vs Frequency




Dominant Pole Frequency = ~200kHz



GBW product

650kHz * 10 = 6.50 GHz



Slew-Rate

$$SR = N \frac{I_{tail}}{C_L} = 3 \frac{100 \mu A}{20 pF} = 15 V/\mu s$$

Phase Margin

