

Extended Essay

Fast Fourier Transform Implementation on X86
Architecture with SIMD Optimization

Kanru Hua

Shanghai Pinghe Bilingual School

August 23, 2014

Abstract

Fast Fourier Transform(FFT), as an optimized algorithm and discrete version derived from Fourier Transform(FT), is widely used in the field of Engineering and Computer Science. Typical use of FFT involves data compression, audio/image processing, speech synthesis/recognition, digital communication and many other important applications.

The purpose of this Extended Essay is to present a method to implement a highly optimized and light-weighted FFT routine library, which is named ee-fft.

The choice of CPU architecture is x86 with SSE2 instruction set support since a vast majority of today's personal computer are compatible with such instruction sets.

In the first chapter I will start from listing several optimization techniques available on the chosen platform; chapter 2 will start with some background knowledge about FFT algorithms and then outline the structure of ee-fft; in chapter 3 I will describe each part of the implementation in detail; benchmark, evaluation, comparison and conclusion will be presented in chapter 4.

Contents

1	Optimization Techniques on X86 with SIMD Support	4
1.1	IA-32 Architecture	4
1.1.1	Registers	4
1.1.2	Instruction Set	4
1.2	Hardware Features and Optimizations	5
1.2.1	SIMD(Single Instruction Multiple Data)	5
1.2.2	Cache	6
1.2.3	Instruction Pipeline	7
1.2.4	Branch Prediction	8
2	FFT Derivation and Program Structure	10
2.1	Choice of Algorithm	10
2.1.1	Discrete Fourier Transform	10
2.1.2	Split Radix Fast Fourier Transform	10
2.2	Mathematical Derivation	11
2.2.1	Decimation In Time	11
2.2.2	Expand the Bound	12
2.2.3	A Procedural Approach	13
2.3	Points to Consider	15
2.3.1	Transform Dimension and Precision	15
2.3.2	DIT v.s. DIF	15
2.3.3	In-place v.s. Out-of-place	15
2.3.4	AoS v.s. SoA	16
2.3.5	Choosing the Base Transform	16
2.4	The System Design	17
3	The Implementation	19
3.1	Bit Reverse Module	19
3.1.1	Bit Reverse in C	19
3.1.2	Static Bit Reverse Generator	20
3.2	Radix-2 Block	21
3.2.1	Radix-2 in C	21
3.2.2	SIMD Optimized Packed Radix-2	21
3.3	Radix-4 Block	22
3.3.1	Radix-4 in C	22
3.3.2	SIMD Optimized Radix-4	22
3.4	Split-8 Block	24
3.4.1	Arithmetic Flow	24

3.4.2	SIMD Optimized Split-8	25
3.5	L-shaped Split Block	26
3.5.1	L-shaped Split Block in C	26
3.5.2	SIMD Optimization with Macros	28
3.6	Putting the Blocks Together	29
4	Evaluation and Review	31
4.1	Benchmark	31
4.1.1	Benchmark Method	31
4.1.2	Platforms and Hardwares	31
4.1.3	Softwares	32
4.1.4	Benchmark Result	32
4.2	Improvements and Extensions	32
4.2.1	AoS Instead of SoA	33
4.2.2	Newer SIMD Instruction Sets	33
4.2.3	Porting to Other Platforms	33
4.2.4	Alternative Butterfly Structures	33
A	Source Code	34
	Bibliography	35

Chapter 1

Optimization Techniques on X86 with SIMD Support

X86 processor family involves a range of models from the earliest Intel 8086 to the newest Intel Haswell, Xeon and compatible AMD series. In this essay X86 refers to 32 or 64-bit X86 processors with at least FPU, MMX, SSE and SSE2 instruction set support, which are the most common models in modern personal computers.

More specifically, this essay targets at Intel X86 processors. But the instruction sets and other hardware features are compatible with most X86 processors made by other vendors(such as AMD and VIA Technologies).

In this chapter the optimization techniques introduced below will be categorized by related hardware features.

1.1 IA-32 Architecture

IA-32 is the abbreviation of Intel Architecture 32-bit and it originated from Intel 80386 processor. IA-32 is the basic subset of and supported by all 32 or 64-bit x86 processors nowadays.

Although this essay focus more on optimizations based on extended features of modern processors, it is necessary to briefly introduce IA-32 architecture as a basic processor model.

1.1.1 Registers

Registers in IA-32 Architecture consist of 8 general purpose registers(EAX, EBX, ECX, EDX, EDI, ESI, EBP, and ESP), 6 segment registers(CS, DS, SS, ES, FS, and GS), one flag register(EFLAGS), and one instruction pointer(EIP). Each general purpose register holds 32 bits of data for arithmetic or memory operation; each segment register holds 16 bits of data for memory management. [6]

1.1.2 Instruction Set

IA-32 instruction sets offer basic operations, for example, data transfer, pro-

gram control, integer arithmetic, and other operations, on memory and general purpose registers. [6]

However, IA-32 does not provide floating point operations, which are implemented in i486 and later architectures with FPU instruction set.

1.2 Hardware Features and Optimizations

1.2.1 SIMD(Single Instruction Multiple Data)

Most IA-32 instructions operate on single data unit. For example, assembly code “mov \$0xffffffff, %eax” loads one 32-bit immediate value into EAX register.

By contrast, SIMD(Single Instruction Multiple Data) instruction sets enable parallel operations on multiple data units during the execution of one instruction. Thus speed up the processing of data.

MMX is the first SIMD instruction set added as an IA-32 extension for packed integer arithmetics. Another major extension is SSE(Streaming SIMD Extensions), first introduced since Intel Pentium III, providing packed addition/multiplication/shuffling to up to 4 single-precision floating point values. Later, SSE2 extended such capability to integers and double-precision floating point values. Subsequent updates include SSE3, SSSE3, SSE4, AVX, FMA and AVX2, which are less common and will not be further discussed in this essay.

To expand storage space for intermediate values, SSE added eight 128-bit registers: XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, and XMM7. In 64-bit mode these are further expanded to XMM15. [6]

Vectorization

To vectorize means to complete a computation in parallel, i.e., multiple data are processed each time.

In many situations, we compute the element-wise multiplication of two array of floating point values. The typical C implementation would be:

```
1 int i;
2 for(i = 0; i < N; i++)
3     dst[i] = src1[i] * src2[i];
```

By default many compilers will compile the codes with FPU instruction set which loads two numbers, perform a multiplication and store the result during each loop cycle. The following code is the vectorized version using gcc-style inline assembly and SSE instruction set:

```
1 int i;
2 /* 4 multiplications each time */
3 for(i = 0; i < N - 3; i += 4)
4     __inline__ __asm__
5     (
6         "movaps %1, %%xmm0\n" //load 4 floats from src1 to xmm0
7         "mulps %2, %%xmm0\n" //multiply xmm0 by floats from src2
8         "movaps %%xmm0, %0\n" //store xmm0 into dst
```

```

9         : "+m"(dst[i]) : "m"(src1[i]), "m"(src2[i]) : "%xmm0"
10     );
11     /* Multiplications for the rest that do not fit in fours. */
12     for(; i < N; i ++)
13         dst[i] = src1[i] * src2[i];

```

The vectorized code multiplies four float values in three commands and most SSE instructions can be completed in one processor cycle (if load/store time were to be neglected).

One thing to notice is that “movaps” instruction only accepts memory locations aligned by 16 bytes. Otherwise it should be replaced with “movups” with a slight increase in latency.

Replacing FPU instructions

Even for scalar arithmetics, i.e., single data is processed by each instruction, SSE is faster than equivalent FPU instructions. So SSE instructions for scalar operations are suggested to replace the FPU ones in most occasions.

1.2.2 Cache

Caches are buffers in CPUs for speeding up access to frequently used memory regions.

Direct memory access incurs a latency of hundreds of processor cycles. But when frequently used memory units are loaded, processed, and stored in caches, the latency can be shortened by tens or even hundreds.

To speed up data transfer between cache and memory, multiple levels of cascaded caches are introduced to modern processors. Sorted by number, the cache directly accessed by the processor is called L1, and the one accessed by L1 is L2, then L3, etc.

In today’s mainstream processors, each core has a 32 or 64KB L1 cache, and a 256KB L2 cache. Some models has L3 and even L4 caches with a capacity of several mega bytes. The L1 cache is further segmented into instruction cache and data cache.

Cache Optimization

When an instruction accesses to a memory unit beyond the cache, a cache miss takes place. In such situations the processor has to pause execution until the memory content is loaded into the cache.

Programmers have to optimize the codes to minimize cache misses, especially when processing over large amount of data. Consider the following scenario:

After some processing procedures, two very large array of float values are multiplied and the results are stored in another array. Such process is repeated by thousands of times in each second.

Typical C implementation without cache optimization would be:

```

1     int i, j;
2     for(i = 0; i < N_repeat; i ++)
3     {

```

```

4      /*
5      ... Some data processing ...
6      */
7      for(j = 0; j < N_datasize; j ++)
8          dst[i] = src1[i] * src2[i];
9      /*
10     ... Some further processing ...
11     */
12 }

```

The above codes can be much slower when N_datasize exceeds the size of L1 data cache. An optimized version can be:

```

1  /* this function definition should be in the file scope */
2  static void process(float* dst, float* src1, float* src2, int size)
3  {
4      int j;
5      for(j = 0; j < N_repeat; j ++)
6      {
7          /*
8          ... some data processing ...
9          */
10         for(j = 0; j < size; j ++)
11             dst[i] = src1[i] * src2[i];
12         /*
13         ... some further processing ...
14         */
15     }
16 }
17
18 int i;
19 /* repeating the loop between cache refreshes */
20 for(i = 0; i < N_datasize - L1data_size + 1; i += L1data_size)
21     process(dst + i, src1 + i, src2 + i, L1data_size);
22
23 /* process the rest that do not fit in cache size */
24 process(dst + i, src1 + i, src2 + i, N_datasize - i);

```

1.2.3 Instruction Pipeline

The following steps outline the five stage model for the operation of one instruction:

1. Fetch the instruction bytes from cache.
2. Decode the instruction.
3. Execute the instruction.
4. Load data need by the instruction from cache.
5. Write the result back into cache.

On processors with instruction pipelines, the five steps are respectively completed by individual parts of the circuit. Theoretically up to five instructions can be processed simultaneously, if the five parts are used for successive instructions on different stages at the same time. So pipelining does not shorten the latency (in some occasions it extends the latency) but increases the throughput of instructions.

One problem is, when an instruction depends on the result of previous instruction execution, the later instruction has to be delayed to retain the processing sequence. Otherwise an incorrect result is yielded, which is called a hazard.

Execution Core

Many latest CPUs have multiple fetchers, decoders and even execution units. The decoders break down instructions into a chain of micro operations (or micro-ops), which are smaller and more specific instructions. The execution, data load and store parts are combined into an Execution Core, inside which are multiple ports that can execute different micro-ops in parallel. For instance, each Execution Core in Intel Core processors has six ports: data mover between registers, adder, multiplier, shifter/shuffler, data loader, and data storer. [7]

Minimizing Dependences

We should notice that careful sequencing of codes does make a difference on execution time, comparing to those unarranged codes even with exactly same instructions.

1. The dependency on the same data by neighboring instructions should be minimized.
2. The dependency on the same execution port by neighboring instructions should be minimized.

1.2.4 Branch Prediction

Branch Prediction is a technique used to maximize the usage of pipeline. Traditional pipeline fails to run parallel when a conditional or unconditional jump or call is met. To fix this problem, a Branch Prediction Unit (BPU), which predicts the destination of incoming jumps, calls and returns, is added to the instruction fetcher. [7]

Loop Unrolling

When BPU fails to predict a branch, the pipelines would be slowed down. One effective way to solve this problem is to reduce the branches if possible. One more specific yet common method is called loop unrolling. The following code is an example of loop-unrolled version of the multiplication of two float arrays:

```
1 int i;
2 /* 4 multiplications each time */
3 for(i = 0; i < N - 3; i += 4)
```

```

4 {
5     dst[i] = src1[i] * src2[i];
6     dst[i + 1] = src1[i + 1] * src2[i + 1];
7     dst[i + 2] = src1[i + 2] * src2[i + 2];
8     dst[i + 3] = src1[i + 3] * src2[i + 3];
9 }
10 /* Multiplications for the rest that do not fit in fours. */
11 for(; i < N; i ++)
12     dst[i] = src1[i] * src2[i];

```

When compiling C programs with an optimization flag, many compilers can automatically unroll the loops but in some occasions manually unroll the loops yields faster programs, especially when combining loop unrolling with vectorization.

There is a trade-off between loop unrolling and cache miss rate. In the multiplication case, if N equals to 20000 and the loop is unrolled into two iterations of 10000 multiplications, the size of compiled binary may become larger than L1 instruction cache. So the optimized code may be even slower than the original one.

Chapter 2

FFT Derivation and Program Structure

2.1 Choice of Algorithm

In this section the Discrete Fourier Transform(DFT) and Split Radix Algorithm, as one of the Fast Fourier Transform Algorithms, will be reviewed.

2.1.1 Discrete Fourier Transform

The algebraic representation of DFT is,

$$X_k = \sum_{n=0}^{N-1} x_n e^{-j \frac{2\pi}{N} nk}, \quad k = 0, 1, \dots, N-1$$

where X_k is the output as a series of complex numbers; x_n is the input also as a series of complex numbers; N is the size of transform. In Signal Processing, j is used to replace i , the notation of imaginary unit.

From the above formula we can see the time complexity of DFT is $O(n^2)$. When n is large, the computational cost will be very high.

2.1.2 Split Radix Fast Fourier Transform

Split Radix algorithm[1] is an adaption of Cooley-Tukey FFT algorithm[3]. Both of them reduce the time complexity to $O(n \log(n))$. The former one further reduces the number of complex additions and multiplications.

The key concept of those algorithms is “Divide and Conquer”. By Cooley-Tukey algorithm, the $O(n^2)$ problem is split into two $O(\frac{n^2}{4})$ sub-problems and then split into four $O(\frac{n^2}{16})$ sub-problems and so on, until the size of the bottom level transform reaches 2.

One limit of such algorithm is that the transform size must be an integer power of 2, otherwise the transform cannot be completely split. Luckily in most applications it is fine to compromise to transform size of an integer power of 2.




Figure 2.1: the divide-and-conquer nature of Split Radix FFT

2.2 Mathematical Derivation

The following is derivation of Decimation-In-Time(DIT) Split Radix FFT as a background for the next chapter. Another form of Split Radix FFT is Decimation-In-Frequency(DIF). Their differences will be explained in section 2.3.2.

This section is a summary of the reference articles [1] and [2].

2.2.1 Decimation In Time

To simplify the formula, we define a twiddle factor W_N as

$$W_N = e^{-j \frac{2\pi}{N}}$$

where subscript N is the denominator of the exponent, so

$$W_{N/2} = e^{-j \frac{4\pi}{N}} \quad W_{N/4} = e^{-j \frac{8\pi}{N}}$$

The DFT formula can be represented with a twiddle factor:

$$X_k = \sum_{n=0}^{N-1} x_n W_N^{nk}$$

Extract the summation of even indices and two forms of odd indices:

$$X_k = \underbrace{\sum_{n=0}^{N/2-1} x_{2n} W_N^{2nk}}_a + \underbrace{\sum_{n=0}^{N/4-1} x_{4n+1} W_N^{(4n+1)k}}_b + \underbrace{\sum_{n=0}^{N/4-1} x_{4n+3} W_N^{(4n+3)k}}_c$$

Part a can be rearranged as,

$$\sum_{n=0}^{N/2-1} x_{2n} W_N^{2nk} = \sum_{n=0}^{N/2-1} x_{2n} W_{N/2}^{nk}$$

For part b,

$$\sum_{n=0}^{N/4-1} x_{4n+1} W_N^{(4n+1)k} = \sum_{n=0}^{N/4-1} x_{4n+1} W_N^{4nk} W_N^k = W_N^k \sum_{n=0}^{N/4-1} x_{4n+1} W_{N/4}^{nk}$$

The same method applies for part c,

$$\sum_{n=0}^{N/4-1} x_{4n+3} W_N^{(4n+3)k} = \sum_{n=0}^{N/4-1} x_{4n+3} W_N^{4nk} W_N^{3k} = W_N^{3k} \sum_{n=0}^{N/4-1} x_{4n+3} W_{N/4}^{nk}$$

Combine the parts together,

$$X_k = \underbrace{\sum_{n=0}^{N/2-1} x_{2n} W_{N/2}^{nk}}_{\text{DFT}\{x_{2n}\}} + W_N^k \underbrace{\sum_{n=0}^{N/4-1} x_{4n+1} W_{N/4}^{nk}}_{\text{DFT}\{x_{4n+1}\}} + W_N^{3k} \underbrace{\sum_{n=0}^{N/4-1} x_{4n+3} W_{N/4}^{nk}}_{\text{DFT}\{x_{4n+3}\}}$$

So the N-sized DFT is splitted to one $\frac{N}{2}$ and two $\frac{N}{4}$ -sized DFTs. However, index k is bounded between 0 and $\frac{N}{4} - 1$.

2.2.2 Expand the Bound

The above formula only gives the result when k is bounded between 0 and $\frac{N}{4} - 1$ because when $k \geq \frac{N}{4}$, part b and part c are no longer DFTs. To yield a more general result, different ranges of k are discussed respectively.

Range $k \in [\frac{N}{4}, \frac{N}{2}[$

We use $p = k - \frac{N}{4}$ to replace k; the twiddle factors in each sub-DFT remain unchanged:

$$\begin{aligned} W_{N/4}^{n(p+N/4)} &= e^{-j \frac{2\pi}{N/4} n(p+N/4)} \\ &= e^{-j \frac{2\pi}{N/4} np} \underbrace{e^{-j \frac{2\pi}{N/4} n(N/4)}}_{=e^{-j 2\pi n}=1} \\ &= e^{-j \frac{2\pi}{N/4} np} = W_{N/4}^{np} \end{aligned}$$

But the twiddle factors outside of sub-DFTs of part b and part c changed:

$$\begin{aligned} W_N^{p+N/4} &= e^{-j \frac{2\pi}{N} (p+N/4)} \\ &= e^{-j \frac{2\pi}{N} p} \underbrace{e^{-j \frac{2\pi}{N} (N/4)}}_{=e^{-j \frac{\pi}{2}}=-j} \\ &= -j W_N^p \\ W_N^{3(p+N/4)} &= W_N^{3p} W_N^{3N/4} = j W_N^{3p} \end{aligned}$$

Range $k \in [\frac{N}{2}, \frac{3N}{4}[$

We use $p = k - \frac{N}{2}$ to replace k and use the same method as above,

$$\begin{aligned} W_{N/4}^{n(p+N/2)} &= W_{N/4}^{np} \\ W_N^{p+N/2} &= -W_N^p \\ W_N^{3(p+N/2)} &= W_N^{3p} W_N^{3N/2} = -W_N^{3p} \end{aligned}$$

Range $k \in [\frac{3N}{4}, N[$

We use $p = k - \frac{3N}{4}$ to replace k and use the same method as above,

$$\begin{aligned} W_{N/4}^{n(p+3N/4)} &= W_{N/4}^{np} \\ W_N^{p+3N/4} &= W_N^{p+N/2} W_N^{N/4} = W_N^{p+N/4} = jW_N^p \\ W_N^{3(p+3N/4)} &= W_N^{3p} W_N^{3N/4} W_N^{3N/2} = -jW_N^{3p} \end{aligned}$$

The Split Radix

The whole algorithm can be represented in a cascaded multi-level split structure. Each split is based on the result of splits in the lower level.

We define X_1 as $DFT\{x_{2n}\}$; X_2 as $DFT\{x_{4n+1}\}$; X_3 as $DFT\{x_{4n+3}\}$.

For $k \in [0, \frac{N}{4}[$,

$$\begin{aligned} X_k &= X_{1_k} + W_N^k X_{2_k} + W_N^{3k} X_{3_k} \\ X_{k+N/4} &= X_{1_{k+N/4}} - jW_N^k X_{2_k} + jW_N^{3k} X_{3_k} \\ X_{k+N/2} &= X_{1_k} - W_N^k X_{2_k} - W_N^{3k} X_{3_k} \\ X_{k+3N/4} &= X_{1_{k+N/4}} + jW_N^k X_{2_k} - jW_N^{3k} X_{3_k} \end{aligned}$$

2.2.3 A Procedural Approach

To give an intuition of what exactly the Split Radix algorithm does, we take a transform size $N = 16$ into the formula and get the following procedure for splitting:

1. $DFT_{16}\{x_n\}$ is split into $DFT_8\{x_{2n}\}$, $DFT_4\{x_{4n+1}\}$, and $DFT_4\{x_{4n+3}\}$.
2. $DFT_8\{x_{2n}\}$ is split into $DFT_4\{x_{4n}\}$, $DFT_2\{x_{8n+2}\}$, and $DFT_2\{x_{8n+6}\}$.
3. $DFT_4\{x_{4n+1}\}$ is split into $DFT_2\{x_{8n+1}\}$, x_5 , and x_{13} .
4. $DFT_4\{x_{4n+3}\}$ is split into $DFT_2\{x_{8n+3}\}$, x_7 , and x_{15} .
5. $DFT_4\{x_{4n}\}$ is split into $DFT_2\{x_{8n}\}$, x_4 , and x_{12} .
6. 2-sized DFTs cannot be split further by Split Radix but can still be split by DFT:

7. $DFT_2\{x_{8n+2}\}$ can be merged from x_2 and x_{10} .
8. $DFT_2\{x_{8n+6}\}$ can be merged from x_6 and x_{14} .
9. $DFT_2\{x_{8n+1}\}$ can be merged from x_1 and x_9 .
10. $DFT_2\{x_{8n+3}\}$ can be merged from x_3 and x_{11} .
11. $DFT_2\{x_{8n}\}$ can be merged from x_0 and x_8 .

The computing procedure is exactly the reverse of the above process. The following diagram visualizes such process with blocks representing merges.




Figure 2.2: Split Radix Block Diagram, N=16

We can observe that the inputs on the left side are not in original order. This is because in each split the odd and even indices are shuffled.

One way to shuffle the inputs is to use bit reverse method. Take transform with N=16 as an example. The shuffled series of indices in the picture, $\{0, 9, 4, 12, 2, 10, \dots, 7, 15\}$ can be generated by the following procedure:

1. Generate an array of ascending integers from 0 to $N - 1$.
2. Convert all elements of the array into binary integer each containing $\log_2 n$ bits. The empty bits are filled with zero.
3. Reverse the binary integers. For example, 000110 is reversed as 011000.
4. Convert the binary integers back into decimal integers.

2.3 Points to Consider

Before coding, some details have to be considered to trade off between performance and features.

2.3.1 Transform Dimension and Precision

One dimensional DFT is the most commonly used type of Fourier Transform in Engineering; multi dimensional DFT can be decomposed to cascaded one dimensional transforms. So I will only implement one dimensional FFT.

The need for precision depends on the specific application of FFT. To maximize speed, only single precision floating point type will be involved.

2.3.2 DIT v.s. DIF

Decimation-In-Frequency FFT, in contrast, splits the transform from the right, i.e., the output side. The derivation method is generally same. Another difference is, the input is ordered but the output is out of order and has to be bit reversed.

The total number of additions and multiplications for DIT and DIF are same. So I just arbitrarily chose DIT.

2.3.3 In-place v.s. Out-of-place

In-place means the memory region for input is refilled by output after transformation; out-of-place means the output is dumped into another region of memory.

Is it possible to do the whole transform in-place?

The answer is true.

Merging the right hand side of the generalized Split Radix formula(see section 2.2.2) gives,

$$\begin{aligned}X_k &= X_{1_k} + (W_N^{3k} X_{3_k} + W_N^k X_{2_k}) \\X_{k+N/4} &= X_{1_{k+N/4}} + j (W_N^{3k} X_{3_k} - W_N^k X_{2_k}) \\X_{k+N/2} &= X_{1_k} - (W_N^{3k} X_{3_k} + W_N^k X_{2_k}) \\X_{k+3N/4} &= X_{1_{k+N/4}} - j (W_N^{3k} X_{3_k} - W_N^k X_{2_k})\end{aligned}$$

We observe that X_1 is copied into X_k and $X_{k+N/2}$. Then addition/subtraction/multiplication with twiddle factors and imaginary unit of X_3 and X_2 are added onto X_1 . Such procedure can be implemented in a for-loop without allocating memory for intermediate results.

The following diagram, named as the “Butterfly Diagram” for its shape similarity, shows the arithmetic procedure of a split. Each arrow denotes an addition and each label above the lines denotes an multiplication.




Figure 2.3: Split Radix Butterfly Structure

By the way, the above diagram also looks like an inverted letter “L”, so the split process is also called L-shaped transform.

Advantage of In-place transform

Since no extra memory has to be allocated to store intermediate results, the in-place transform makes better use of data cache.

Disadvantage of In-place transform

The input may not be aligned to 16-byte boundaries. So in-place transform can incur a delay in data fetch and storage.

A Compromise

The bit reverse procedure should be out-of-place to shuffle the unaligned inputs into an aligned buffer. After transform the output is copied from the aligned buffer to the unaligned destination.

2.3.4 AoS v.s. SoA

AoS and SoA are respectively the abbreviations for “Array of Structure” and “Structure of Array”.

Both the input and output of DFT are complex values. So the AoS solution is to store them as a two dimensional array, of which the first dimension of index of signal, the second is real and imaginary part. The SoA solution involves two one dimensional arrays, one contains all real values, the other contains all imaginary values.

When doing SIMD optimization on AoS data, we have to do lots of shuffles on data, which can be rather complicated. So I chose SoA for simplicity.

2.3.5 Choosing the Base Transform

In section 2.2.3 the minimal transform is 2-point DFT. If we set $N=2$, the DFT formula can be simplified as:

$$X_k = \sum_{n=0}^1 x_n e^{-j \frac{2\pi}{N} nk}, \quad k = 0, 1$$

$$X_0 = x_0 + x_1$$

$$X_1 = x_0 - x_1$$

which is the sum and difference of two inputs.

Actually in 4-point DFT transforms, there is also no multiplication required:

$$X_k = \sum_{n=0}^3 x_n e^{-j \frac{2\pi}{4} nk} = \sum_{n=0}^3 x_n e^{-j \frac{\pi}{2} nk}$$

$$X_0 = \sum_{n=0}^3 x_n = x_0 + x_1 + x_2 + x_3$$

$$X_1 = \sum_{n=0}^3 x_n e^{-j \frac{\pi}{2} n} = x_0 - jx_1 - x_2 + jx_3$$

$$X_2 = \sum_{n=0}^3 x_n e^{-j \pi n} = x_0 - x_1 + x_2 - x_3$$

$$X_3 = \sum_{n=0}^3 x_n e^{-j \frac{3\pi}{2} n} = x_0 + jx_1 - x_2 - jx_3$$

We need to pay attention that the input for above process are not bit reversed. So the 4-point transform should be changed as:

$$X_0 = \sum_{n=0}^3 x_n = x_0 + x_2 + x_1 + x_3$$

$$X_1 = \sum_{n=0}^3 x_n e^{-j \frac{\pi}{2} n} = x_0 - jx_2 - x_1 + jx_3$$

$$X_2 = \sum_{n=0}^3 x_n e^{-j \pi n} = x_0 - x_2 + x_1 - x_3$$

$$X_3 = \sum_{n=0}^3 x_n e^{-j \frac{3\pi}{2} n} = x_0 + jx_2 - x_1 - jx_3$$

2.4 The System Design

ee-fft will consist of the following modules:

1. A bit reverse module to shuffle the inputs and align them in buffers.
2. 2-point DFT blocks, which are also called Radix-2 blocks.

3. 4-point DFT blocks, which are also called Radix-4 blocks.
4. Split blocks for arbitrarily sized (any integer power of 2) transforms.

For 8-point split process, few multiplications are involved. So these blocks are replaced by specifically optimized Split-8 blocks:

$$\begin{aligned}
X_0 &= X_{1_0} + X_{2_0} + X_{3_0} \\
X_1 &= X_{1_1} + W_8 X_{2_1} + W_8^3 X_{3_1} \\
X_2 &= X_{1_2} - jX_{2_0} + jX_{3_0} \\
X_3 &= X_{1_3} - jW_8 X_{2_1} + jW_8^3 X_{3_1} \\
X_4 &= X_{1_0} - X_{2_0} - X_{3_0} \\
X_5 &= X_{1_1} - W_8 X_{2_1} - W_8^3 X_{3_1} \\
X_6 &= X_{1_2} + jX_{2_0} - jX_{3_0} \\
X_7 &= X_{1_3} + jW_8 X_{2_1} - jW_8^3 X_{3_1}
\end{aligned}$$

Because the control flow of Split Radix FFT is independent from the data flow, i.e., the data doesn't affect the process of calculations, the implementation can be fully unrolled that does not even have a loop. However, as mentioned in section 1.2.2, such unroll increases the instruction cache miss rate. My solution is to pack the unrolled small transforms into functions, and then pack the functions into larger transforms. In such process no conditional branch is added, thus decreases the branch prediction fail rate.




Figure 2.4: the overall system structure

Chapter 3

The Implementation

In this chapter I will present the creation and optimization of each module in the design discussed in section 2.4.

Each section will contain a C implementation and an optimized version using gcc assembly extension. Section 3.6 will discuss about how to assemble *ee-fft* using several established modules.

3.1 Bit Reverse Module

The bit reverse method has been introduced in section 2.2.3. Since real and imaginary parts are moved together in this process, we can write a out-of-place function that shuffles one portion of the complex numbers and call it twice.

3.1.1 Bit Reverse in C

```
1  /* Shuffles the real array src into dst. Power is transform size in
   power of 2. */
2  void bitrev(float* dst, float* src, int power)
3  {
4      int N, i, j;
5      int tmp = 0x00000000; /* reversed index */
6      N = pow(2, power); /* size of data */
7
8      /* The first input always corresponds to the first output. */
9      dst[0] = src[0];
10     for(i = 0; i < N - 1; i++) /* for each input */
11     {
12         j = power - 1; /* bit traverse counter */
13
14         /* The following code adds an 1 to tmp from the left. */
15         while((tmp & (1 << j)) != 0)
16         {
17             tmp &= ~(1 << j);
18             j--;
19         }
20         tmp |= (1 << j);
```

```

21
22     /* shuffle */
23     dst[i + 1] = src[tmp];
24 }
25 }

```

3.1.2 Static Bit Reverse Generator

The above code has lots of branches and loops that cause the program run very slow. One method to optimize this is to fully unroll the loop.

The *bitrev* function's behaviour only depends on *Power*. So we can write multiple unrolled functions each corresponds to a certain input of *Power*. The intuition is to write another program that is a “Code Generator”, which outputs the possibly very long and monotone process of unrolled *bitrev* functions for each transform size.

For data transfer of single precision floating point values, SSE instruction **movss** can be used to replace IA-32 instruction **mov**. To further optimize, XMM registers are used in circulation:

```

1     for(i = 0; i < N - 1; i ++){
2     {
3         /*
4         codes to generate tmp
5         */
6         printf("\tmovss %d%%i, %%%xmm%d\\n\\n", tmp * 4, i % 8);
7         printf("\tmovss %%%xmm%d, %d%%0\\n\\n", i % 8, i * 4 + 4);
8     }

```

The complete codes are located at `src/gen/genrev.c`.

Example of using *genrev* under Unix shell:

```

1 $ ./genrev -a 2 > bitrev.c
2 $ cat bitrev.c
3 static void bitrev_2(float* dst, float* src)
4 {
5     __asm__ __volatile__
6     (
7         "movss %1, %%xmm0\\n"
8         "movss %%xmm0, %0\\n"
9         "movss 8%1, %%xmm0\\n"
10        "movss %%xmm0, 4%0\\n"
11        "movss 4%1, %%xmm1\\n"
12        "movss %%xmm1, 8%0\\n"
13        "movss 12%1, %%xmm2\\n"
14        "movss %%xmm2, 12%0\\n"
15        : "+m"(*dst)
16        : "m"(*src)
17        : "%xmm0", "%xmm1", "%xmm2", "%xmm3", "%xmm4", "%xmm5", "%xmm6",
          "%xmm7"
18    );
19 }

```

3.2 Radix-2 Block

Numerical computation method has been discussed in section 2.3.5.

3.2.1 Radix-2 in C

This is rather easy:

```
1 float tmp_re, tmp_im;
2 tmp_re = real[0] + real[1];
3 tmp_im = imag[0] + imag[1];
4 real[1] = real[0] - real[1];
5 imag[1] = imag[0] - imag[1];
6 real[0] = tmp_re;
7 imag[0] = tmp_im;
```

3.2.2 SIMD Optimized Packed Radix-2

If the above codes are optimized using SSE instructions, only half of an XMM register can be utilized.

Figure 2.4 in the last chapter shows Radix-2 transforms only directly output to Split-8 transforms. So all Radix-2 blocks appear in pairs, of which input consists of four real successive real values and four successive imaginary values. In other words, Radix-2 blocks can be packed.

If we use R0, R1, R2... and I0, I1, I2... to denote real and imaginary input/output and left arrow to denote value assignment, the arithmetic flow of packed Radix-2 would be:

$$\begin{aligned} R0 &\leftarrow R0 + R1 \\ R1 &\leftarrow R0 - R1 \\ R2 &\leftarrow R2 + R3 \\ R3 &\leftarrow R2 - R3 \\ \\ I0 &\leftarrow I0 + I1 \\ I1 &\leftarrow I0 - I1 \\ I2 &\leftarrow I2 + I3 \\ I3 &\leftarrow I2 - I3 \end{aligned}$$

SSE2 instruction **pshufd** provides a way to shuffle the ordered inputs to arbitrary ordered combination of four. The optimized version in gcc assembly extension is:

```
1 __asm__ __volatile__
2 (
3     "movaps %0, %%xmm0          \n"
4     "pshufd $0b11110101, %%xmm0, %%xmm1\n"
5     "movaps %1, %%xmm2          \n"
6     "pshufd $0b10100000, %%xmm0, %%xmm0\n"
7     "mulps %%xmm7, %%xmm1       \n"
8     "pshufd $0b11110101, %%xmm2, %%xmm3\n"
```

```

9          "mulps  %%xmm7, %%xmm3          \n"
10         "pshufd $0b10100000, %%xmm2, %%xmm2\n"
11         "addps  %%xmm1, %%xmm0          \n"
12         "movaps  %%xmm0, %0              \n"
13         "addps  %%xmm3, %%xmm2          \n"
14         "movaps  %%xmm2, %1              \n"
15         : "+m"(R), "+m"(I)
16         :
17         : "%xmm0", "%xmm1", "%xmm2", "%xmm3", "%xmm7"
18     );

```

XMM7 should be loaded with a vector $\{1.0, -1.0, 1.0, -1.0\}$ before the above process.

3.3 Radix-4 Block

Numerical computation method has been discussed in section 2.3.5.

3.3.1 Radix-4 in C

```

1  float R0, R1, R2, R3;
2  float I0, I1, I2, I3;
3
4  R0 = real[i];
5  R1 = real[i+1];
6  R2 = real[i+2];
7  R3 = real[i+3];
8  I0 = imag[i];
9  I1 = imag[i+1];
10 I2 = imag[i+2];
11 I3 = imag[i+3];
12
13 real[i ] = +R0 +R2 +R1 +R3;
14 real[i+1] = +R0 -R2 +I1 -I3;
15 real[i+2] = +R0 -R1 +R2 -R3;
16 real[i+3] = +R0 -R2 +R3 -I1;
17
18 imag[i ] = +I0 +I2 +I1 +I3;
19 imag[i+1] = +I0 -I2 +R3 -R1;
20 imag[i+2] = +I0 -I1 +I2 -I3;
21 imag[i+3] = +I0 -I2 +R1 -I3;

```

3.3.2 SIMD Optimized Radix-4

Arithmetic Flow

```

R0 <- +R0 +R1 +R2 +R3
R1 <- +R0 -R1 +I2 -I3

```

```

R2 <- +R0 +R1 -R2 -R3
R3 <- +R0 -R1 -I2 +I3

I0 <- +I0 +I1 +I2 +I3
I1 <- +I0 -I1 -R2 +R3
I2 <- +I0 +I1 -I2 -I3
I3 <- +I0 -I1 +R2 -R3

```

The Codes

```

1  __asm__ __volatile__
2  (
3      "movaps %0, %%xmm0\n"
4      "movaps %1, %%xmm1\n"
5      "pshufd $0b00000000, %%xmm0, %%xmm2\n"
6      "pshufd $0b01010101, %%xmm0, %%xmm4\n"
7      "pshufd $0b00000000, %%xmm1, %%xmm3\n"
8      "mulps %3, %%xmm4\n"
9      "pshufd $0b01010101, %%xmm1, %%xmm5\n"
10     "mulps %3, %%xmm5\n"
11     "addps %%xmm4, %%xmm2\n"
12     "addps %%xmm5, %%xmm3\n"
13     "puncckhdq %%xmm1, %%xmm0\n"
14     "pshufd $0b01000100, %%xmm0, %%xmm4\n"
15     "pshufd $0b11101110, %%xmm0, %%xmm1\n"
16     "mulps %2, %%xmm4\n"
17     "pshufd $0b00111001, %%xmm4, %%xmm5\n"
18     "addps %%xmm4, %%xmm2\n"
19     "pshufd $0b00010001, %%xmm1, %%xmm4\n"
20     "mulps %4, %%xmm1\n"
21     "addps %%xmm1, %%xmm2\n"
22     "mulps %2, %%xmm4\n"
23     "addps %%xmm5, %%xmm3\n"
24     "addps %%xmm4, %%xmm3\n"
25     "movaps %%xmm2, %0\n"
26     "movaps %%xmm3, %1\n"
27     : "+m"((re)[0]), "+m"((im)[0])
28     : "m"(*NNPP), "m"(*NPNP), "m"(*PNNP)
29     : "%xmm0", "%xmm1", "%xmm2", "%xmm3",
30       "%xmm4", "%xmm5", "%xmm6", "%xmm7"
31 );

```

Definitions

NNPP, NPNP, PNNP are three vectors to store the signs for intermediate computation.

```

1  #define sa16 static __attribute__((aligned(16)))
2  float sa16 NPNP[4] = { 1.0, -1.0, 1.0, -1.0};
3  float sa16 PNNP[4] = { 1.0, -1.0, -1.0, 1.0};
4  float sa16 NNPP[4] = { 1.0, 1.0, -1.0, -1.0};

```

3.4 Split-8 Block

Numerical computation method has been discussed in section 2.4. It can be optimized further in a vector addition form:

$$\begin{aligned} v_1 &= \{X_{2_0}, W_8 X_{2_1}, -jX_{2_0}, -jW_8 X_{2_1}\}^T \\ v_2 &= \{X_{3_0}, W_8^3 X_{3_1}, jX_{3_0}, jW_8^3 X_{3_1}\}^T \end{aligned}$$

$$\begin{aligned} X_{0:3} &= X_1 + v_1 + v_2 \\ X_{4:7} &= X_1 - v_1 - v_2 \end{aligned}$$

Values for twiddle factors involved:

$$\begin{aligned} W_8 &= e^{-j\frac{2\pi}{8}} = \frac{\sqrt{2}}{2} - j\frac{\sqrt{2}}{2} \\ jW_8 &= je^{-j\frac{2\pi}{8}} = \frac{\sqrt{2}}{2} + j\frac{\sqrt{2}}{2} \\ W_8^3 &= e^{-j\frac{6\pi}{8}} = -\frac{\sqrt{2}}{2} - j\frac{\sqrt{2}}{2} = -jW_8 \\ jW_8^3 &= je^{-j\frac{6\pi}{8}} = \frac{\sqrt{2}}{2} - j\frac{\sqrt{2}}{2} = W_8 \end{aligned}$$

3.4.1 Arithmetic Flow

The input is divided to three parts:

- R0, R1, R2, R3; I0, I1, I2, I3 for X_1 .
- R4, R5; I4, I5 for X_2 .
- R6, R7; I6, I7 for X_3 .

The sum of v_1 and v_2 , V , is computed first, then added to and subtracted from X_1 .

```
n    <- 0.7071067812

VR3 <- -R5*n +I5*n +R7*n +I7*n
VR1 <- +R5*n +I5*n -R7*n +I7*n
VI3 <- -R5*n -I5*n -R7*n +I7*n
VI1 <- -R5*n +I5*n -R7*n -I7*n

VR2 <- +I4    -I6
VR0 <- +R4    +R6
VI2 <- -R4    +R6
VI0 <- +I4    +I6

R7   <- +R3 -VR3
```

```

R6 <- +R2 -VR2
R5 <- +R1 -VR1
R4 <- +R0 -VR0
R3 <- +R3 +VR3
R2 <- +R2 +VR2
R1 <- +R1 +VR1
R0 <- +R0 +VR0

I7 <- +I3 -VI3
I6 <- +I2 -VI2
I5 <- +I1 -VI1
I4 <- +I0 -VI0
I3 <- +I3 +VI3
I2 <- +I2 +VI2
I1 <- +I1 +VI1
I0 <- +I0 +VI0

```

3.4.2 SIMD Optimized Split-8

```

1  __asm__ __volatile__
2  (
3      "movaps %2, %%xmm0          \n"
4      "movaps %3, %%xmm1          \n"
5      "pshufd $0b01010101, %%xmm0, %%xmm2\n"
6      "pshufd $0b01010101, %%xmm1, %%xmm3\n"
7      "mulps %4, %%xmm2           \n"
8      "mulps %5, %%xmm3           \n"
9      "addps %%xmm3, %%xmm2        \n"
10     "pshufd $0b11111111, %%xmm0, %%xmm3\n"
11     "pshufd $0b11111111, %%xmm1, %%xmm4\n"
12     "mulps %6, %%xmm3            \n"
13     "mulps %7, %%xmm4            \n"
14     "addps %%xmm3, %%xmm2        \n"
15     "addps %%xmm4, %%xmm2        \n"
16     "mulps %8, %%xmm2            \n"
17     "shufps $0b10001000, %%xmm1, %%xmm0\n"
18     "pshufd $0b10000010, %%xmm0, %%xmm3\n"
19     "pshufd $0b11010111, %%xmm0, %%xmm1\n"
20     "mulps %5, %%xmm3            \n"
21     "mulps %6, %%xmm1            \n"
22     "subps %%xmm1, %%xmm3        \n"
23     "movaps %%xmm3, %%xmm0        \n"
24     "punpckhdq %%xmm2, %%xmm0    \n"
25     "punpckldq %%xmm2, %%xmm3    \n"
26     "movaps %0, %%xmm1           \n"
27     "movaps %1, %%xmm2           \n"
28     "movaps %%xmm0, %%xmm4        \n"
29     "movaps %%xmm3, %%xmm5        \n"
30     "addps %%xmm1, %%xmm4         \n"
31     "addps %%xmm2, %%xmm5         \n"
32     "movaps %%xmm4, %0            \n"
33     "movaps %%xmm5, %1            \n"

```

```

34     "subps %%xmm0, %%xmm1          \n"
35     "subps %%xmm3, %%xmm2          \n"
36     "movaps %%xmm1, %2              \n"
37     "movaps %%xmm2, %3              \n"
38     : "+m"((re)[0]), "+m"((im)[0]),
39     "+m"((re)[4]), "+m"((im)[4])
40     : "m"(*NPNN), "m"(*PPNP), "m"(*PNNN), "m"(*PPPN), "m"(*VECN)
41     : "%xmm0", "%xmm1", "%xmm2", "%xmm3",
42     "%xmm4", "%xmm5", "%xmm6", "%xmm7"
43 );

```

Definitions

```

1 #define sa16 static __attribute__((aligned(16)))
2 float sa16 NPNN[4] = {-1.0, -1.0, 1.0, -1.0};
3 float sa16 PPNP[4] = { 1.0, -1.0, 1.0, 1.0};
4 float sa16 PNNN[4] = {-1.0, -1.0, -1.0, 1.0};
5 float sa16 PPPN[4] = {-1.0, 1.0, 1.0, 1.0};
6 float sa16 VECN[4] = {0.7071067812, 0.7071067812, 0.7071067812,
    0.7071067812};

```

3.5 L-shaped Split Block

Numerical computation method has been shown as the butterfly diagram in section 2.3.3.

3.5.1 L-shaped Split Block in C

When computing the L-shaped Split, lots of trigonometric functions are called. The C standard library implementation of *sin* and *cos* are extremely slow for numerical computation. To speed up, I used look-up table method, which is to compute the *sin* and *cos* values and store them in large arrays before doing FFT:

```

1 static void genw(float* re, float* im, float* re3, float* im3, int N)
2 {
3     int k;
4     float omega = 2.0 * M_PI / (float)N;
5
6     for(k = 0; k < N / 4; k++)
7     {
8         re[k] = + cos(omega * k);
9         im[k] = - sin(omega * k);
10        re3[k] = + cos(omega * k * 3.0);
11        im3[k] = - sin(omega * k * 3.0);
12    }
13 }

```

This function is called in *eefft_init()* to generate look-up tables named in the following format:

```

w_power_re
w_power_im
w_power_3re
w_power_3im

```

The following code is the C implementation of Split block using look-up table method.

```

1
2 void split(float* re, float* im, float* w_re, float* w_im,
3           float* w_3re, float* w_3im, int N)
4 {
5     int k;
6     float* x2_re, *x2_im, *x3_re, *x3_im;
7     float tmp_re, tmp_im;
8
9     x2_re = re + N / 2;
10    x2_im = im + N / 2;
11    x3_re = re + 3 * N / 4;
12    x3_im = im + 3 * N / 4;
13
14    for(k = 0; k < N / 4; k++)
15    {
16        //X[k + N/2] <== X[k + N/2] * W_N^k
17        tmp_re = x2_re[k] * w_re[k] - x2_im[k] * w_im[k];
18        x2_im[k] = x2_re[k] * w_im[k] + x2_im[k] * w_re[k];
19        x2_re[k] = tmp_re;
20
21        //X[k + 3N/4] <== X[k + 3N/4] * W_N^{3k}
22        tmp_re = x3_re[k] * w_3re[k] - x3_im[k] * w_3im[k];
23        x3_im[k] = x3_re[k] * w_3im[k] + x3_im[k] * w_3re[k];
24        x3_re[k] = tmp_re;
25
26        //(no dependence)
27        //X[k + 3N/4] <== j(X[k + 3N/4] - X[k + N/2])
28        //X[k + N/2] <== X[k + N/2] + X[k + 3N/4]
29        tmp_re = x3_re[k];
30        tmp_im = x3_im[k];
31        x3_re[k] = - tmp_im + x2_im[k];
32        x3_im[k] = + tmp_re - x2_re[k];
33        x2_re[k] += tmp_re;
34        x2_im[k] += tmp_im;
35    }
36    for(k = 0; k < N / 2; k++)
37    {
38        tmp_re = re[k];
39        tmp_im = im[k];
40        re[k] += x2_re[k];
41        im[k] += x2_im[k];
42        x2_re[k] = tmp_re - x2_re[k];

```

```

43     x2_im[k] = tmp_im - x2_im[k];
44 }
45 }

```

3.5.2 SIMD Optimization with Macros

The SIMD optimized version is done in three parts: part A for multiplication with twiddle factors, part B for adding and subtracting on X_1 , and part C for putting part A and B in for-loops.

Before implementing the parts, a macro *intpow*(*n*) for “computing” the integer power of 2 in preprocessing step is written. The code is located at *src/module.h*.

Part A

```

1  #define module_splitn_a(re, im, power, _k)\
2      __asm__ __volatile__ \
3      ( \
4          "movaps %0, %%xmm0                \n" \
5          "movaps %1, %%xmm1                \n" \
6          "movaps %%xmm0, %%xmm4            \n" \
7          "movaps %%xmm1, %%xmm5            \n" \
8          "mulps %4, %%xmm4                 \n" \
9          "mulps %5, %%xmm5                 \n" \
10         "mulps %4, %%xmm1                  \n" \
11         "movaps %2, %%xmm2                 \n" \
12         "subps %%xmm5, %%xmm4              \n" \
13         "mulps %5, %%xmm0                  \n" \
14         "movaps %3, %%xmm3                 \n" \
15         "addps %%xmm1, %%xmm0              \n" \
16         "movaps %%xmm2, %%xmm1             \n" \
17         "mulps %6, %%xmm1                  \n" \
18         "movaps %%xmm3, %%xmm5             \n" \
19         "mulps %7, %%xmm2                  \n" \
20         "mulps %7, %%xmm5                  \n" \
21         "subps %%xmm5, %%xmm1              \n" \
22         "mulps %6, %%xmm3                  \n" \
23         "movaps %%xmm0, %%xmm5             \n" \
24         "addps %%xmm3, %%xmm2              \n" \
25         "subps %%xmm2, %%xmm5              \n" \
26         "movaps %%xmm1, %%xmm3             \n" \
27         "subps %%xmm4, %%xmm3              \n" \
28         "movaps %%xmm5, %2                 \n" \
29         "addps %%xmm1, %%xmm4              \n" \
30         "movaps %%xmm3, %3                 \n" \
31         "addps %%xmm2, %%xmm0              \n" \
32         "movaps %%xmm4, %0                 \n" \
33         "movaps %%xmm0, %1                 \n" \
34         : "+m"((re)[intpow(power) / 2 + _k]), \
35           "+m"((im)[intpow(power) / 2 + _k]), \
36           "+m"((re)[intpow(power) / 4 * 3 + _k]), \

```

```

37     "+m"((im)[intpow(power) / 4 * 3 + _k]) \
38 : "m"(w_##power##_re[_k]), "m"(w_##power##_im[_k]), \
39     "m"(w_##power##_3re[_k]), "m"(w_##power##_3im[_k]) \
40 : "%xmm0", "%xmm1", "%xmm2", "%xmm3", \
41     "%xmm4", "%xmm5", "%xmm6", "%xmm7" \
42 )

```

Part B

```

1 #define module_splitn_b(re, im, power) \
2     __asm__ __volatile__ \
3     ( \
4         "movaps %0, %%xmm0"           \n" \
5         "movaps %2, %%xmm2"           \n" \
6         "movaps %1, %%xmm1"           \n" \
7         "movaps %3, %%xmm3"           \n" \
8         "addps %%xmm0, %%xmm2"         \n" \
9         "addps %%xmm1, %%xmm3"         \n" \
10        "subps %2, %%xmm0"             \n" \
11        "subps %3, %%xmm1"             \n" \
12        "movaps %%xmm0, %2"            \n" \
13        "movaps %%xmm1, %3"            \n" \
14        "movaps %%xmm2, %0"            \n" \
15        "movaps %%xmm3, %1"            \n" \
16        : "+m"((re)[0]),               "+m"((im)[0]), \
17        "+m"((re)[intpow(power) / 2]), "+m"((im)[intpow(power) / 2]) \
18        : \
19        : "%xmm0", "%xmm1", "%xmm2", "%xmm3", \
20        "%xmm4", "%xmm5", "%xmm6", "%xmm7" \
21    )

```

Part C

```

1 #define module_splitn(re, im, power) \
2     for(k = 0; k < intpow(power) / 4; k += 4) \
3     { \
4         module_splitn_a(re, im, power, k); \
5     } \
6     for(k = 0; k < intpow(power) / 2; k += 4) \
7     { \
8         module_splitn_b(re + k, im + k, power); \
9     } do {} while(0) /* to omit the compiler warning for an extra
                        semicolon */

```

3.6 Putting the Blocks Together

Blocks of *ee-fft* are joined with macros. For example, the following codes build a 8-point fft without bit reverse from Radix-2, Radix-4, and Split-8 blocks:

```

1  #define fft_block_1(re, im) \
2      module_radix2(re, im)
3
4  #define fft_block_2(re, im) \
5      module_radix4(re, im)
6
7  #define fft_block_3(re, im) \
8      fft_block_1(re + intpow(3) / 2, im + intpow(3) / 2); \
9      fft_block_2(re, im); \
10     module_split8(re, im)

```

As mentioned in section 2.4, such complete unroll is bad for cache usage. So after reaching certain size of transform, the block is wrapped in a function:

```

1  static void fft_block_5(float* re, float* im)
2  {
3      int k;
4      fft_block_3(re + intpow(5) / 2, im + intpow(5) / 2);
5      fft_block_3(re + intpow(5) / 4 * 3, im + intpow(5) / 4 * 3);
6      fft_block_4(re, im);
7      module_splitn(re, im, 5);
8  }

```

It is found that on most modern processors, wrapping *fft_block_5*, *fft_block_6*, and *fft_block_8* into functions will lead to optimal cache usage for transforms that are equal or less than 2048 points.

Chapter 4

Evaluation and Review

The performance of *ee-fft* and several other FFT packages will be assessed. In the end, some possible ways to further improve *ee-fft* will be pointed out.

4.1 Benchmark

4.1.1 Benchmark Method

Speeds of different transform size N s of different FFT packages will be measured. The computation task is to transform 1000 random complex vectors of size N , and repeat such process by 100 times.

The time consumption will be converted to MFLOPS (Million Floating Point Operation Per Second) by the following formula (fftw):

$$\text{MFLOPS} = \frac{5N \log_2 N}{t}$$

Where t is the time for one FFT in milliseconds.

Some FFT packages use AoS data structure as input and output, so a conversion step is necessary before each transform. But the conversion may cause time delay. To be fair, transforms by SoA packages are preceded by a loop that dumps the input to a AoS structure, which will not be actually used by SoA packages.

4.1.2 Platforms and Hardwares

- Computer Model: Thinkpad T61
- Processor: Intel T7250
- Clock Speed: 2GHz
- L2 Cache: 2MB
- RAM: 1GB

4.1.3 Softwares

Operating System: Debian7.1 32-bit

FFT Packages

All of the following packages are compiled with `CFLAGS="-msse -msse2 -mno-sse3 -mno-ssse3"` `FFLAGS="-msse -msse2 -mno-sse3 -mno-ssse3"`.

- `ee-fft`
- FFTW 3.3.4, the fastest open source FFT package on most platforms[4].
- Ooura FFT, a commonly used FFT package by Takuya Ooura.
- Kiss FFT, a small and efficient FFT package.
- `gsl_fft`, part of GNU Scientific Library(`gsl_fft_complex_float_radix2_forward`)

4.1.4 Benchmark Result




Figure 4.1: performance comparison(single thread)

Although *ee-fft* is generally slower than *FFTW3* by 20% to 30%, it is much more light-weighted than *FFTW3*. On T61 it takes minutes to compile *FFTW3*, while *ee-fft* takes only three seconds. However, *ee-fft* currently only supports single-precision and single dimensional FFT of integer power of 2 sizes.

4.2 Improvements and Extensions

4.2.1 AoS Instead of SoA

I observed that most FFT packages use an AoS structure to store inputs and outputs. AoS may be better for data cache usage because real and imaginary parts of a number are packed together instead of stored separately in two arrays.

4.2.2 Newer SIMD Instruction Sets

SSE3 adds instructions designed for DSP uses and AoS data manipulation; AVX expands the registers to 256 bits and hence can process eight floating point values a time.

4.2.3 Porting to Other Platforms

Chapter 2 introduces a method to build FFT package by implementing several modules. *ee-fft* can be ported by optimizing these modules for other architectures, for example, ARM, using Neon SIMD instruction set.

4.2.4 Alternative Butterfly Structures

The reference article[5] presents an alternative Split Radix that decomposes each DFT into a Radix-2 sub transform and a Radix-8 sub transform. It is proved that the extended Split Radix FFT saves 25% load and store operations.

Appendix A

Source Code

The complete source code of *ee-fft* as well as the L^AT_EX document of this essay is published in my Github repository:

<https://github.com/Sleepwalking/IB-EE-FFT>

The essay and diagrams are released under CC-BY-NC-ND 3.0; the source code is released under MIT License.

gcc and *cmake 2.8* are required to build *ee-fft*.

Bibliography

- [1] Duhamel, Pierre and Hollmann, Henk, “ ‘Split radix’ FFT algorithm”. *Electronics Letters*, vol. 20, pp. 14-16, 1984.
- [2] Jones, Douglas L, “Split-radix FFT algorithms”. *Connexions web site*, <http://cnx.org/content/m12031/latest/>, Nov. 2006.
- [3] Cooley, James W and Tukey, John W, “An algorithm for the machine calculation of complex Fourier series”. *Mathematics of Computation*, vol. 19, pp. 297-301, Apr. 1965.
- [4] Frigo, Matteo, and Steven G. Johnson, “FFTW: An adaptive software architecture for the FFT”. *Acoustics, Speech and Signal Processing, IEEE*, vol. 3, pp. 1381-1384, 1998.
- [5] Takahashi, Daisuke, “An Extended Split-Radix FFT Algorithm”. *Signal Processing Letters, IEEE*, vol. 8, pp. 145-147, 2001.
- [6] “Intel 64 and IA-32 Architectures Software Developers Manual”. *Intel, Inc.*, 2013.
- [7] “Intel 64 and IA-32 Architectures Optimization Reference Manual”. *Intel, Inc.*, 2013.