Program Optimization

Lecture 8

Yeongpil Cho

Hanyang University

Today

- Overview
- Generally Useful Optimizations
 - Code motion/precomputation
 - Strength reduction
 - Sharing of common subexpressions
 - Removing unnecessary procedure calls
- Optimization Blockers
 - Procedure calls
 - Memory aliasing
- Exploiting Instruction-Level Parallelism
- Dealing with Conditionals

Performance Realities

There's more to performance than asymptotic complexity

Constant factors matter too!

- Easily see 10:1 performance range depending on how code is written
- Must optimize at multiple levels:
 - algorithm, data representations, procedures, and loops

Must understand system to optimize performance

- How programs are compiled and executed
- How modern processors + memory systems operate
- How to measure program performance and identify bottlenecks
- How to improve performance without destroying code modularity and generality

Optimizing Compilers

Provide efficient mapping of program to machine

- register allocation
- code selection and ordering (scheduling)
- dead code elimination
- eliminating minor inefficiencies

Don't (usually) improve asymptotic efficiency

- up to programmer to select best overall algorithm
- big-O savings are (often) more important than constant factors
 - but constant factors also matter

Have difficulty overcoming "optimization blockers"

- potential memory aliasing
- potential procedure side-effects

Limitations of Optimizing Compilers

- Must not cause any change in program behavior
- Most analysis is based only on static information
 - Compiler has difficulty anticipating run-time inputs / control flow / data flow ...
- Most analysis is performed only within procedures
 - Whole-program analysis is too expensive in most cases
 - inter-procedural analysis within a file
 - inter-procedural analysis between separate files
- When in doubt, the compiler must be conservative

Generally Useful Optimizations

 Optimizations that you or the compiler should do regardless of processor / compiler

Code Motion

- Reduce frequency with which computation performed
 - If it will always produce same result
 - Especially moving code out of loop

```
void set_row(double *a, double *b,
    long i, long n)
{
    long j;
    for (j = 0; j < n; j++)
        a[n*i+j] = b[j];
}

int ni = n*i;
    for (j = 0; j < n; j++)
        a[ni+j] = b[j];
</pre>
```

Compiler-Generated Code Motion (-01)

```
void set_row(double *a, double *b,
    long i, long n)
{
    long j;
    for (j = 0; j < n; j++)
        a[n*i+j] = b[j];
}</pre>
```

```
long j;
long ni = n*i;
double *rowp = a+ni;
for (j = 0; j < n; j++)
    rowp[j] = b[j];</pre>
```

```
set row:
       testq %rcx, %rcx
                                       # Test n
       jle .L1
                                     # If 0, goto done
       imulq %rcx, %rdx
                                      # ni = n*i
       leaq (%rdi,%rdx,8), %rdx
                                    # rowp = A + ni*8
       movl $0, %eax
                                      # i = 0
.L3:
                                      # loop:
              (\$rsi,\$rax,8), \$xmm0 # t = b[j]
       movsd
       movsd %xmm0, (%rdx, %rax, 8) # M[A+ni*8 + j*8] = t
       addq $1, %rax
                                      # j++
       cmpq %rcx, %rax
                                      # j:n
                                      # if !=, goto loop
              .L3
       jne
.L1:
                                       # done:
       rep ; ret
```

Reduction in Strength

- Replace costly operation with simpler one
- Shift, add instead of multiply or divide

```
16*x --> x << 4
```

- Utility machine dependent
- Depends on cost of multiply or divide instruction
 - On Intel Nehalem, integer multiply requires 3 CPU cycles
- Recognize sequence of products

```
for (i = 0; i < n; i++) {
  int ni = n*i;
  for (j = 0; j < n; j++)
    a[ni + j] = b[j];
}</pre>
```

```
int ni = 0;
for (i = 0; i < n; i++) {
  for (j = 0; j < n; j++)
    a[ni + j] = b[j];
  ni += n;
}</pre>
```



Not all CPU operations are created equal

ithare.com	Operation Cost in CPU Cycles	10 º	10¹	10 ²	10³	10⁴	10 ⁵	10 ⁶
"Simple"	"Simple" register-register op (ADD,OR,etc.)							
-	Memory write	~1						
	Bypass delay: switch between							
	integer and floating-point units	0-3						
	"Right" branch of "if"	1-2						
	Floating-point/vector addition	1-3						
	Multiplication (integer/float/vector)	1-7						
	Return error and check	1-7						
	L1 read		3-4					
	TLB miss		7-21					
	L2 read		10-12					
"Wrong" b	ranch of "if" (branch misprediction)		10-20					
	Floating-point division		10-40					
	128-bit vector division		10-70					
	Atomics/CAS		15-30					
	C function direct call		15-30					
	Integer division		15-40					
	C function indirect call		20-5	0				
	C++ virtual function call		30	0-60				
	L3 read		30	0-70				
	Main RAM read			100-150				
NU	JMA: different-socket atomics/CAS							
	(guesstimate)			100-300				
	NUMA: different-socket L3 read			100-300				
Allocatio	n+deallocation pair (small objects)			200-50	0			
NUM	A: different-socket main RAM read			300-	500			
	Kernel call				1000-1500			
Т	hread context switch (direct costs)				2000			
	C++ Exception thrown+caught				500	0-10000		
	Thread context switch (total costs,					40000		
	including cache invalidation)					10000 - 1	million	
		iii	ili i	iii iii	iii .	iii .	iii iii	

Distance which light travels while the operation is performed













Share Common Subexpressions

- Reuse portions of expressions
- GCC will do this with –O1

```
/* Sum neighbors of i,j */
up = val[(i-1)*n + j ];
down = val[(i+1)*n + j ];
left = val[i*n + j-1];
right = val[i*n + j+1];
sum = up + down + left + right;
```

3 multiplications: i*n, (i-1)*n, (i+1)*n

```
leaq 1(%rsi), %rax # i+1
leaq -1(%rsi), %r8 # i-1
imulq %rcx, %rsi # i*n
imulq %rcx, %rax # (i+1)*n
imulq %rcx, %r8 # (i-1)*n
addq %rdx, %rsi # i*n+j
addq %rdx, %rax # (i+1)*n+j
addq %rdx, %r8 # (i-1)*n+j
```

```
long inj = i*n + j;
up = val[inj - n];
down = val[inj + n];
left = val[inj - 1];
right = val[inj + 1];
sum = up + down + left + right;
```

1 multiplication: i*n

```
imulq %rcx, %rsi # i*n
addq %rdx, %rsi # i*n+j
movq %rsi, %rax # i*n+j
subq %rcx, %rax # i*n+j-n
leaq (%rsi,%rcx), %rcx # i*n+j+n
```


Optimization Blocker #1: Procedure Calls

Procedure to Convert String to Lower Case

```
void lower(char *s)
{
    size_t i;
    for (i = 0; i < strlen(s); i++)
        if (s[i] >= 'A' && s[i] <= 'Z')
        s[i] -= ('A' - 'a');
}</pre>
```

Lower Case Conversion Performance

- Time quadruples when double string length
- Quadratic performance



Convert Loop To Goto Form

strlen executed every iteration

```
void lower(char *s)
   size t i = 0;
   if (i >= strlen(s))
     goto done;
 loop:
   if (s[i] >= 'A' \&\& s[i] <= 'Z')
       s[i] -= ('A' - 'a');
   i++;
   if (i < strlen(s))</pre>
    goto loop;
 done:
```

Calling Strlen

Strlen performance

 Only way to determine length of string is to scan its entire length, looking for null character.

Overall performance, string of length N

- N calls to strlen
- Require times N, N-1, N-2, ..., 1
- Overall O(N²) performance

```
/* My version of strlen */
size_t strlen(const char *s)
{
    size_t length = 0;
    while (*s != '\0') {
        s++;
        length++;
    }
    return length;
}
```


Improving Performance

- Move call to strlen outside of loop
- Since result does not change from one iteration to another
- Form of code motion

```
void lower(char *s)
{
    size_t i;
    size_t len = strlen(s);
    for (i = 0; i < len; i++)
        if (s[i] >= 'A' && s[i] <= 'Z')
        s[i] -= ('A' - 'a');
}</pre>
```

Lower Case Conversion Performance

- Time doubles when double string length
- Linear performance of lower2



Optimization Blocker: Procedure Calls

- Why couldn't compiler move strlen out of inner loop?
 - Procedure may have side effects
 - Alters global state each time called
 - Function may not return same value for given arguments
 - Depends on other parts of global state
 - Procedure lower could interact with strlen

Warning:

- Compiler treats procedure call as a black box
- Weak optimizations near them

Remedies:

- Use of inline functions
 - GCC does this with –O1
 - Within single file
- Do your own code motion

```
size_t lencnt = 0;
size_t strlen(const char *s)
{
    size_t length = 0;
    while (*s != '\0') {
        s++; length++;
    }
    lencnt += length;
    return length;
}
```

Memory Matters

- Code updates b [i] on every iteration
- Compiler couldn't optimize this away

```
/* Sum rows is of n X n matrix a
    and store in vector b */
void sum_rows1(double *a, double *b, long n) {
    long i, j;
    for (i = 0; i < n; i++) {
        b[i] = 0;
        for (j = 0; j < n; j++)
            b[i] += a[i*n + j];
    }
}</pre>
```

```
# sum_rows1 inner loop
.L4:

    movsd (%rsi,%rax,8), %xmm0  # FP load
    addsd (%rdi), %xmm0  # FP add
    movsd %xmm0, (%rsi,%rax,8)  # FP store
    addq $8, %rdi
    cmpq %rcx, %rdi
    jne .L4
```

Memory Aliasing

- Code updates b [i] on every iteration
- Must consider possibility that these updates will affect program behavior

```
/* Sum rows is of n X n matrix a
    and store in vector b */
void sum_rows1(double *a, double *b, long n) {
    long i, j;
    for (i = 0; i < n; i++) {
        b[i] = 0;
        for (j = 0; j < n; j++)
            b[i] += a[i*n + j];
    }
}</pre>
```

```
double A[9] =
  { 0,   1,   2,
   4,   8,  16},
  32,  64,  128};

double B[3] = A+3;

sum_rows1(A, B, 3);
```

Value of B:

```
init: [4, 8, 16]
i = 0: [3, 8, 16]
i = 1: [3, 22, 16]
i = 2: [3, 22, 224]
```

Removing Aliasing

No need to store intermediate results

```
/* Sum rows is of n X n matrix a
    and store in vector b */
void sum_rows2(double *a, double *b, long n) {
    long i, j;
    for (i = 0; i < n; i++) {
        double val = 0;
        for (j = 0; j < n; j++)
            val += a[i*n + j];
        b[i] = val;
    }
}</pre>
```

```
# sum_rows2 inner loop
.L10:
    addsd (%rdi), %xmm0 # FP load + add
    addq $8, %rdi
    cmpq %rax, %rdi
    jne .L10
```

Optimization Blocker: Memory Aliasing

Aliasing


- Two different memory references specify single location
- Easy to have happen in C
 - Since allowed to do address arithmetic
 - Direct access to storage structures
- Get in habit of introducing local variables
 - Accumulating within loops
 - Your way of telling compiler not to check for aliasing

Exploiting Instruction-Level Parallelism

- Need general understanding of modern processor design
 - Hardware can execute multiple instructions in parallel
- Performance limited by data dependencies
- Simple transformations can yield dramatic performance improvement
 - Compilers often cannot make these transformations
 - Lack of associativity and distributivity in floating-point arithmetic

Benchmark Example: Data Type for Vectors

```
/* data structure for vectors */
typedef struct{
    size_t len;
    data_t *data;
} vec;
```



Data Types

- Use different declarations for data_t
- int
- long
- float
- double

```
/* retrieve vector element
   and store at val */
int get_vec_element
   (*vec v, size_t idx, data_t *val)
{
   if (idx >= v->len)
      return 0;
   *val = v->data[idx];
   return 1;
}
```


Benchmark Computation

- Compute sum or product of vector elements
- Operations
 - Use different definitions of OP and IDENT
 - **+** / 0
 - * / 1

```
void combine1(vec_ptr v, data_t *dest)
{
    long int i;
    *dest = IDENT;
    for (i = 0; i < vec_length(v); i++) {
        data_t val;
        get_vec_element(v, i, &val);
        *dest = *dest OP val;
    }
}</pre>
```

Cycles Per Element (CPE)

- Convenient way to express performance of program that operates on vectors or lists
- T = CPE*n + Overhead
 - Length = n
 - In our case: CPE = cycles per OP
 - CPE is slope of line



Benchmark Performance

```
void combine1(vec_ptr v, data_t *dest)
{
    long int i;
    *dest = IDENT;
    for (i = 0; i < vec_length(v); i++) {
        data_t val;
        get_vec_element(v, i, &val);
        *dest = *dest OP val;
    }
}</pre>
```

Method	Integer		Double FP		
Operation	Add	Mult	Add	Mult	
Combine1 unoptimized	22.68	20.02	19.98	20.18	
Combine1 -O1	10.12	10.12	10.17	11.14	

Basic Optimizations

- Move vec_length out of loop
- Avoid bounds check on each cycle
- Accumulate in temporary

```
void combine4(vec_ptr v, data_t *dest)
{
  long i;
  long length = vec_length(v);
  data_t *d = get_vec_start(v);
  data_t t = IDENT;
  for (i = 0; i < length; i++)
      t = t OP d[i];
  *dest = t;
}</pre>
```


Effect of Basic Optimizations

Eliminates sources of overhead in loop

```
void combine4(vec_ptr v, data_t *dest)
{
  long i;
  long length = vec_length(v);
  data_t *d = get_vec_start(v);
  data_t t = IDENT;
  for (i = 0; i < length; i++)
      t = t OP d[i];
  *dest = t;
}</pre>
```

Method	Integer		Double FP		
Operation	Add	Mult	Add	Mult	
Combine1 -O1	10.12	10.12	10.17	11.14	
Combine4	1.27	3.01	3.01	5.01	

Modern CPU Design



Superscalar Processor

- Definition: A superscalar processor can issue and execute multiple instructions in one cycle. The instructions are retrieved from a sequential instruction stream and are usually scheduled dynamically.
- Benefit: without programming effort, superscalar processor can take advantage of the instruction level parallelism that most programs have
- Most modern CPUs are superscalar.
- Intel: since Pentium (1993)

Pipelined Functional Units

- Divide computation into stages
- Pass partial computations from stage to stage
- Stage i can start on new computation once values passed to i+1

E.g., complete 3 multiplications in 7 cycles, even though each requires 3 cycles

```
long mult_eg(long a, long b, long c) {
   long p1 = a*b;
   long p2 = a*c;
   long p3 = p1 * p2;
   return p3;
}
```

							\
				Time			
	1	2	3	4	5	6	7
Stage 1	a*b	a*c			p1*p2		
Stage 2		a*b	a*c			p1*p2	
Stage 3			a*b	a*c			p1*p2

Stage 1

Stage 2

Stage 3

Haswell CPU

- 8 Total Functional Units
- Multiple instructions can execute in parallel
 - 2 load, with address computation
 - 1 store, with address computation
 - 4 integer
 - 2 FP multiply
 - 1 FP add
 - 1 FP divide

Some instructions take > 1 cycle, but can be pipelined

Instruction	Latency	Cycles/Issue
Load / Store	4	1
Integer Multiply	3	1
Integer/Long Divide	3-30	3-30
Single/Double FP Multiply	5	1
Single/Double FP Add	3	1
Single/Double FP Divide	3-15	3-15

x86-64 Compilation of Combine4

Inner Loop (Case: Integer Multiply)


Method	Integer		Double FP		
Operation	Add	Mult	Add	Mult	
Combine4	1.27	3.01	3.01	5.01	
Latency Bound	1.00	3.00	3.00	5.00	

Combine4 = Serial Computation (OP = *)

Computation (length=8)

```
((((((((((((1 * d[0]) * d[1]) * d[2]) * d[3])
* d[4]) * d[5]) * d[6]) * d[7])
```

- Sequential dependence
 - Performance: determined by latency of OP



Loop Unrolling (2x1)

Perform 2x more useful work per iteration

```
void unroll2a combine(vec ptr v, data t *dest)
{
    long length = vec length(v);
    long limit = length-1;
    data t *d = get vec start(v);
    data t x = IDENT;
    long i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
       x = (x OP d[i]) OP d[i+1];
    /* Finish any remaining elements */
    for (; i < length; i++) {
       x = x OP d[i];
    *dest = x;
```

Effect of Loop Unrolling

- Helps integer add
 - Achieves latency bound
- Others don't improve. Why?
 - Still sequential dependency

Method	Integer		Double FP		
Operation	Add	Mult	Add	Mult	
Combine4	1.27	3.01	3.01	5.01	
Unroll 2x1	1.01	3.01	3.01	5.01	
Latency Bound	1.00	3.00	3.00	5.00	

$$x = (x OP d[i]) OP d[i+1];$$

Loop Unrolling with Reassociation (2x1a)

- Can this change the result of the computation?
- Yes, for FP.

```
void unroll2aa combine(vec ptr v, data t *dest)
    long length = vec length(v);
    long limit = length-1;
    data t *d = get vec start(v);
    data t x = IDENT;
    long i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
       x = x OP (d[i] OP d[i+1]);
    /* Finish any remaining elements */
    for (; i < length; i++) {
       x = x OP d[i];
                                  Compare to before
                                  x = (x OP d[i]) OP d[i+1];
    *dest = x:
```

Effect of Reassociation

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Unroll 2x1	1.01	3.01	3.01	5.01
Unroll 2x1a	1.01	1.51	1.51	2.51
Latency Bound	1.00	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50

2 func. units for FP * 2 func. units for load

- Nearly 2x speedup for Int *, FP +, FP *
 - Reason: Breaks sequential dependency

x = x OP (d[i] OP d[i+1]);

4 func. units for int + 2 func. units for load

Reassociated Computation


■ What changed:

Ops in the next iteration can be started early (no dependency)

$$x = x OP (d[i] OP d[i+1]);$$

Overall Performance

- N elements, D cycles latency/op
- (N/2+1)*D cycles:
 CPE = D/2



Loop Unrolling with Separate Accumulators (2x2)

Different form of reassociation

```
void unroll2a combine(vec ptr v, data t *dest)
    long length = vec length(v);
    long limit = length-1;
    data t *d = get vec start(v);
    data t x0 = IDENT;
    data t x1 = IDENT;
    long i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
       x0 = x0 \text{ OP d[i]};
       x1 = x1 \text{ OP } d[i+1];
    /* Finish any remaining elements */
    for (; i < length; i++) {
        x0 = x0 \text{ OP d[i]};
    *dest = x0 OP x1;
```

Effect of Separate Accumulators

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Unroll 2x1	1.01	3.01	3.01	5.01
Unroll 2x1a	1.01	1.51	1.51	2.51
Unroll 2x2	0.81	1.51	1.51	2.51
Latency Bound	1.00	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50

Int + makes use of two load units


```
x0 = x0 OP d[i];
x1 = x1 OP d[i+1];
```

2x speedup (over unroll2) for Int *, FP +, FP *

Separate Accumulators

```
x0 = x0 \text{ OP d[i]};

x1 = x1 \text{ OP d[i+1]};
```



What changed:

Two independent "streams" of operations

Overall Performance

- N elements, D cycles latency/op
- Should be (N/2+1)*D cycles:
 CPE = D/2
- CPE matches prediction!

Unrolling & Accumulating

Idea

- Can unroll to any degree L
- Can accumulate K results in parallel
- L must be multiple of K

Limitations

- Diminishing returns
 - Cannot go beyond throughput limitations of execution units
- Large overhead for short lengths
 - Finish off iterations sequentially

Accumulators

Unrolling & Accumulating: Double *

Case

- Intel Haswell
- Double FP Multiplication
- Latency bound: 5.00. Throughput bound: 0.50

FP *	Unrolling Factor L							
K	1	2	3	4	6	8	10	12
1	5.01	5.01	5.01	5.01	5.01	5.01	5.01	
2		2.51		2.51		2.51		
3			1.67					
4				1.25		1.26		
6					0.84			0.88
8						0.63		
10							0.51	
12								0.52

Accumulators

Unrolling & Accumulating: Int +

Case

- Intel Haswell
- Integer addition
- Latency bound: 1.00. Throughput bound: 0.5

FP*	Unrolling Factor L							
K	1	2	3	4	6	8	10	12
1	1.27	1.01	1.01	1.01	1.01	1.01	1.01	
2		0.81		0.69		0.54		
3			0.74					
4				0.69		1.24		
6					0.56			0.56
8						0.54		
10							0.54	
12								0.56


Achievable Performance

- Limited only by throughput of functional units
- Up to 42X improvement over original, unoptimized code

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Best	0.54	1.01	1.01	0.52
Latency Bound	1.00	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50


Programming with AVX2

YMM Registers




SIMD Operations

SIMD Operations: Single Precision



■ SIMD Operations: Double Precision



Using Vector Instructions

Make use of AVX Instructions


Parallel operations on multiple data elements

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Scalar Best	0.54	1.01	1.01	0.52
Vector Best	0.06	0.24	0.25	0.16
Latency Bound	0.50	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50
Vec Throughput Bound	0.06	0.12	0.25	0.12

What About Branches?


Challenge

Instruction Control Unit must work well ahead of Execution Unit to generate enough operations to keep EU busy




 When encounters conditional branch, cannot reliably determine where to continue fetching

Modern CPU Design



Branch Outcomes


- When encounter conditional branch, cannot determine where to continue fetching
 - Branch Taken: Transfer control to branch target
 - Branch Not-Taken: Continue with next instruction in sequence
- Cannot resolve until outcome determined by branch/integer unit



Branch Prediction

Idea

- Guess which way branch will go
- Begin executing instructions at predicted position
 - But don't actually modify register or memory data



Branch Prediction Through Loop

```
Assume
401029:
         vmulsd
                 (%rdx),%xmm0,%xmm0
40102d:
         add
                 $0x8,%rdx
                                           vector length = 100
401031:
                 %rax,%rdx
         cmp
                              i = 98
401034:
                 401029
         ine
                                           Predict Taken (OK)
401029:
         vmulsd
                 (%rdx),%xmm0,%xmm0
40102d:
         add
                 $0x8,%rdx
401031:
                 %rax,%rdx
         cmp
                              i = 99
                 401029
401034:
         jne
                                           Predict Taken
                                           (Oops)
                 (%rdx),%xmm0,%xmm0
401029:
         vmulsd
40102d:
         add
                 $0x8,%rdx
                                                           Executed
                                           Read
401031:
                 %rax,%rdx
         cmp
                                           invalid
                              i = 100
401034:
         ine
                 401029
                                           location
401029:
         vmulsd
                 (%rdx),%xmm0,%xmm0
                                                           Fetched
40102d:
         add
                 $0x8,%rdx
401031:
                 %rax,%rdx
         cmp
                              i = 101
401034:
                 401029
         jne
```

Branch Misprediction Invalidation

```
Assume
401029:
          vmulsd (%rdx),%xmm0,%xmm0
40102d:
          add
                  $0x8,%rdx
                                              vector length = 100
401031:
                  %rax,%rdx
          cmp
                                i = 98
401034:
                  401029
          ine
                                              Predict Taken (OK)
401029:
          vmulsd (%rdx),%xmm0,%xmm0
40102d:
          add
                  $0x8,%rdx
401031:
                  %rax,%rdx
          cmp
                                i = 99
401034:
                  401029
          jne
                                              Predict Taken
                                              (Oops)
          vmulsd (%rdx) / %xmm0 / %xmm0
101020.
40102d
401031 •
401034:
                   401029
                                                 Invalidate
                  (%rdx), %xmm0, %xmm0
                  $0x8, %rdx
<del>40102d.</del>
          add
401031:
          CILIP
                   %rax,%rdx
401034:
           jne
                   401029
```

Branch Misprediction Recovery

Performance Cost

- Multiple clock cycles on modern processor
- Can be a major performance limiter

```
401029:
         vmulsd (%rdx),%xmm0,%xmm0
40102d:
                $0x8,%rdx
         add
                                 i = 99
                                            Definitely not taken
401031:
                %rax,%rdx
         cmp
401034:
        jne
                401029
401036:
                401040
         jmp
                                              Reload
401040:
         vmovsd %xmm0, (%r12)
```

Getting High Performance

- Good compiler and flags
- Don't do anything stupid
 - Watch out for hidden algorithmic inefficiencies
 - Write compiler-friendly code
 - Watch out for optimization blockers: procedure calls & memory references
 - Look carefully at innermost loops (where most work is done)

Tune code for machine

- Exploit instruction-level parallelism
- Avoid unpredictable branches
- Make code cache friendly (Covered later in course)