Assignments-2

[1] Design 4-bit Ripple Carry Adder with the help of 1-bit adder.

Program:-

```
testbench.sv 🕂
                                                                                                                      design.sv
    1 module rca_tb:
                                                                         SV/Verilog Testbench
                                                                                                                           1 module full_adder(
    module rca_tb;

2 reg [3:0]a,b;

3 reg cin;

4 wire [3:0]sum;


5 wire c4;
                                                                                                                                        input a,b,cin,
                                                                                                                                       output sum, carry);
                                                                                                                          assign sum = a \land b \land cin;
6 assign carry = (a \& b)|(b \& cin)|(cin \& a);
    6
7 rca uut(a,b,cin,sum,c4);
                                                                                                                           8 endmodule
   9 initial begin
10 $dumpfile("dump.vcd");
11 $dumpvars(1);
                                                                                                                          9 module rca(
10 input [3:0]a,b,
11 input cin,
12 output [3:0]sum,
13 output c4);
  11 Sdumpvars(:
21 cin = 0;
3 a = 4'b0110;
4 b = 4'b1100;
5 #10
6 a = 4'b1110;
7 b = 4'b1000;
18 #10
                                                                                                                         15 wire c1,c2,c3;
                                                                                                                                                                        //Carry out of each full adder
                                                                                                                         16

17 full_adder fa0(a[0],b[0],cin,sum[0],c1);

18 full_adder fa1(a[1],b[1],c1,sum[1],c2);

19 full_adder fa2(a[2],b[2],c2,sum[2],c3);

20 full_adder fa3(a[3],b[3],c3,sum[3],c4);
  19 a = 4'b0111;
20 b = 4'b1110;
21 #10
  22 a = 4'b0010;
23 b = 4'b1001;
24 #10
                                                                                                                         22 endmodule
  25 $finish();
26 end
27
  28 endmodule
```



[2] Design D-flipflop and reuse it to implement 4- bit Johnson Counter.

Program:-

```
testbench.sv 🗐
                                                                                                 design.sv 🕕
     // Code your testbench here
// or browse Examples
                                                                     SV/Verilog Testbench
                                                                                                      module johnson_counter( out,reset,clk);
     module jc_tb;
  reg clk,reset;
                                                                                                      input clk,reset;
output [3:0] out;
       wire [3:0] out;
                                                                                                      reg [3:0] q;
       johnson_counter dut (.out(out), .reset(reset), .clk(clk));
                                                                                                      always @(posedge clk)
       always
#5 clk =~clk;
                                                                                                      begin
                                                                                                   if(reset)
12 q=4'd0;
       initial begin
  reset=1'b1; clk=1'b0;
#20 reset= 1'b0;
                                                                                                       else
                                                                                                           begin
q[3]<=q[2];
                                                                                                                 q[2]<=q[1];
q[1]<=q[0];
                                                                                                      end
end
          begin
  $monitor($time, " clk=%b, out= %b, reset=%b",
                                                                                                                 q[0]<=(~q[3]);
    clk,out,reset);
#105 $stop;
                                                                                                   assign out=q;
23 endmodule
         end
 endmodule
24
```

```
    Log

⇔ Share

[2023-08-24 05:32:48 UTC] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
                  0 clk=0, out= xxxx, reset=1
                  5 clk=1, out= 0000, reset=1
                 10 clk=0, out= 0000, reset=1
                 15 clk=1, out= 0000, reset=1
                 20 clk=0, out= 0000, reset=0
                 25 clk=1, out= 0001, reset=0
                 30 clk=0, out= 0001, reset=0
                 35 clk=1, out= 0011, reset=0
                 40 clk=0, out= 0011, reset=0
                 45 clk=1, out= 0111, reset=0
                 50 clk=0, out= 0111, reset=0
                 55 clk=1, out= 1111, reset=0
                 60 clk=0, out= 1111, reset=0
                 65 clk=1, out= 1110, reset=0
                 70 clk=0, out= 1110, reset=0
                 75 clk=1, out= 1100, reset=0
                 80 clk=0, out= 1100, reset=0
                 85 clk=1, out= 1000, reset=0
                 90 clk=0, out= 1000, reset=0
                 95 clk=1, out= 0000, reset=0
                100 clk=0, out= 0000, reset=0
```

[3] Reuse 2:1 Mux code to implement 8:1 Mux.

Program:-

```
testbench.sv 🕂
                                                                                                                                design.sv 🕂
    // Code your testbench here
// or browse Examples
module tb_mux_8tol;
reg [7:0] inputs;
reg [2:0] select;
wire out;
mux_8tol uut (
inputs(inputs)
                                                                                                                                   1 module mux_2to1 (
2     input wire in0,
3     input wire in1,
4     input wire select,
                                                                                                                                             output wire out
                                                                                                                                             assign out = select ? in1 : in0;
                                                                                                                                   assign out = select 7 in.
endmodule
module mux_8tol (
input wire [7:0] inputs,
input wire [2:0] select,
output wire out
                   .inputs(inputs),
.select(select),
                                                                                                                                10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
  10
11
12
13
14
15
16
17
                     .out(out)
            .select(select[0]),
.out(s1[0])
  19
                     #10;
$display("Input: %b, Select: %b, Output: %b", inputs,
  20
      select, out);
                     select = 3'b001;
#10;
                                                                                                                                            );


mux_2to1 mux1 (

    .in0(inputs[2]),

    .in1(inputs[3]),

    .select(select[0]),

    .out(s1[1])
                     $display("Input: %b, Select: %b, Output: %b", inputs,
              end
                                                                                                                                            mux_2to1 mux2 (
  26
27 endmodule
                                                                                                                                                 .in0(inputs[4]),
.in1(inputs[5]),
                                                                                                                                                    .select(select[1]),
                                                                                                                                                    .out(s2[0])
```




[4] Design a Full Subtractor with Gate Level Modeling Style.(use primitive gates)

Program:-




[5] Design a 2X4 decoder using gate level modelling.

Program:-



[6] Design a 4x1 mux using operators. (use data flow)

Program:-



[7] Design a Full adder using half adder.

Program:-

```
\oplus
testbench.sv
           \oplus
                                                            design.sv
                                     SV/Verilog Testbench
  1 module full_adder_tb;
                                                               1 module half_adder (
  2 reg a,b,cin;
                                                                     input a,b,
                                                               2
  3 wire sum, carry;
                                                                     output sum, carry
                                                               4);
  5 full_adder uut(a,b,cin,sum,carry);
                                                               5
                                                               6 assign sum = a \wedge b;
  7 initial begin
                                                               7 assign carry = a & b;
    $dumpvars(1);
  8
     $dumpfile("dump.vcd");
                                                              9 endmodule
  9
 10 a = 0; b = 0; cin = 0;
                                                              10 module full_adder(
 11 #10
                                                                     input a,b,cin,
 12 a = 0; b = 0; cin = 1;
                                                              12
                                                                     output sum, carry
                                                              13 );
 13 #10
 14 a = 0; b = 1; cin = 0;
                                                              14
 15 #10
                                                              15 wire c,c1,s;
 16 a = 0; b = 1; cin = 1;
                                                              16
 17 #10
                                                              17 half_adder ha0(a,b,s,c);
                                                              18 half_adder hal(cin,s,sum,cl);
 18 a = 1; b = 0; cin = 0;
 19 #10
                                                                   or or1(c|c1);
                                                              19
 20 a = 1; b = 0; cin = 1;
                                                              20
 21 #10
                                                              21
                                                              22 endmodule
 22 a = 1; b = 1; cin = 0;
 23 #10
 24 a = 1; b = 1; cin = 1;
 25 #10
 26 $finish();
 27 end
 28
 29 endmodule
```

