
# Assignments-1

# 1. Write a Verilog code for 2X4 decoder.

#### Program:-

```
SV/Verilog Testbench
module tb;
                                                                                                                 2 module decoder24_behaviour(en,a,b,y);
                                                                                                                        input en,a,b;
   reg a,b,en;
                                                                                                                7
8
9
10
11
12
13
14
15
16
                                                                                                                        output reg [3:0]y;
   wire [3:0]y;
    decoder24_behaviour dut(en,a,b,y);
                                                                                                                        always @(en,a,b)
                                                                                                                            begin
    initial
                                                                                                                               if(en==0)
       begin
         $dumpvars(1);
$dumpfile("dump.vcd");
$monitor("en=%b a=%b b=%b y=%b",en,a,b,y);
                                                                                                                                 begin
                                                                                                                                    egin if (a=1'b0 & b=1'b0) y=4'b1110; else if (a=1'b0 & b=1'b1) y=4'b1101; else if (a=1'b1 & b=1'b0) y=4'b1011; else if (a=1 & b=1) y=4'b0111;
                                                                                                               18
19
20
21
22
23
24
          en=1; a=1'bx; b=1'bx; #5
          en=0; a=0; b=0; #5
                                                                                                                                     else y=4'bxxxx;
         en=0; a=0; b=1; #5
en=0; a=1; b=0; #5
                                                                                                                                 end
                                                                                                                              else
                                                                                                                           y=4'b1111;
end
          en=0; a=1; b=1; #5
                                                                                                                25 endmodule
         $finish;
       end
 endmodule
```

### Output:-



## 2. Write a Verilog code for Full subtractor.

#### Program:-

### Output:-




Note: To revert to EPWave opening in a new browser window, set that option on your user page.

# 3. Write a Verilog code for 2-bit comparator.

#### Program:-

### Output:-




## 4. Write a Verilog code for 3 bit binary to gray convertor.

#### Program:-

```
SV/Verilog Testbench
                                                                                                                                                                                                                                                                         SV/Verilog Design
                                                                                                                                                               timescale 1ns / 1ps
                                                                                                                                                            module Binary_to_Gray(
input [3:0] b,
output [3:0] g
//techtbench
'timescale 1ns / 1ps
                                                                                                                                                       output [5:0] g
6 );
7 assign g[0]=b[1]^b[0];
8 assign g[1]=b[2]^b[1];
9 assign g[2]=b[3]/b[2];
10 assign g[3]=b[3];
endmodule
module Binary_to_Gray_tb;
    reg [3:0]b;
    wire [3:0]g;
              Binary_to_Gray uut (b,g);
              initial begin
$dumpfile("dump.vcd"); $dumpvars;
              b=4'b0000;
#10 b=4'b0001;
#10 b=4'b0010;
#10 b=4'b0011;
                         b=4'b0100;
b=4'b0101;
b=4'b0110;
              #10
#10
                         b=4'b0111;
b=4'b1000;
               #10
               #10
                          b=4'b1001;
                         b=4'b1001;
b=4'b1010;
b=4'b1011;
b=4'b1100;
b=4'b1110;
b=4'b1111;
               #10
              #10
               #10
              #10
               #10
               #10
               end
endmodule
```

### Output:-




Note: To revert to EPWave opening in a new browser window, set that option on your user page.

## 5. Write a Verilog code for BCD to excess 3 convertors.

#### Program:-

```
SV/Verilog Testbench
1 // Code your testbench here
                                                                                   1 // Code your design here
2 // or browse Examples
                                                                                   3 module BCD_to_Excess_3(W,X,Y,Z,A,B,C,D);
4 module Excess_3;
                                                                                    4 input A, B,C,D;
5 reg a, b,c,d;
                                                                                   5 output W,X,Y,Z;
6 wire w,x,y,z;
7 BCD_to_Excess_3
                                                                                   7 wire xor1, or1, and1;
e1(.W(w),.X(x),.Y(y),.Z(z),.A(a),.B(b),.C(c),.D(d)); s initial begin
                                                                                       not(Z, D);
xor (xor1, C, D);
9 $dumpfile("dump.vcd");
                                                                                        not (Y, xor1);
10 $dumpvars(1);
                                                                                        or (or1, C, D);
                                                                                       xor (X,or1,B);
     a = 0; b=0; c=0; d=0;
                                                                                       and (and1, or1, B);
12 #10 a = 0; b=0; c=0; d=1;
13 #10 a = 0; b=0; c=1; d=0;
                                                                                   14 or (W, and1, A);
14 #10 a = 0; b=0; c=1; d=1;
                                                                                   15 endmodule
15 #10 a = 0; b=1; c=0; d=0;
16 #10 a = 0; b=1; c=0; d=1;
17 #10 a = 0; b=1; c=1; d=0;
18 #10 a = 0; b=1; c=1; d=1;
19 #10 a = 1; b=0; c=0; d=0;
20 #10 a = 1; b=0; c=0; d=1;
21 #10 a = 1; b=0; c=1; d=0;
22 #10 a = 1; b=0; c=1; d=1;
23 #10 a = 1; b=1; c=0; d=0;
24 #10 a = 1; b=1; c=0; d=1;
25 #10 a = 1; b=1; c=1; d=0;
26 #10 a = 1; b=1; c=1; d=1;
27 #10;
28 end
29 endmodule
```

### Output:-



Note: To revert to EPWave opening in a new browser window, set that option on your user page.