

Assignments-2


[1] Design 4-bit Ripple Carry Adder with the help of 1-bit adder.

Program :-

```
testbench.sv  +
1 module rca_tb;
2 reg [3:0]a,b;
3 reg cin;
4 wire [3:0]sum;
5 wire c4;
6
7 rca uut(a,b,cin,sum,c4);
8
9 initial begin
10     $dumpfile("dump.vcd");
11     $dumpvars(1);
12     cin = 0;
13     a = 4'b0110;
14     b = 4'b1100;
15     #10
16     a = 4'b1110;
17     b = 4'b1000;
18     #10
19     a = 4'b0111;
20     b = 4'b1110;
21     #10
22     a = 4'b0010;
23     b = 4'b1001;
24     #10
25     $finish();
26 end
27
28 endmodule


design.sv  +
1 module full_adder(
2     input a,b,cin,
3     output sum,carry);
4
5 assign sum = a ^ b ^ cin;
6 assign carry = (a & b)|(b & cin)|(cin & a);
7
8 endmodule
9 module rca(
10     input [3:0]a,b,
11     input cin,
12     output [3:0]sum,
13     output c4);
14
15 wire c1,c2,c3;    //Carry out of each full adder
16
17 full_adder fa0(a[0],b[0],cin,sum[0],c1);
18 full_adder fa1(a[1],b[1],c1,sum[1],c2);
19 full_adder fa2(a[2],b[2],c2,sum[2],c3);
20 full_adder fa3(a[3],b[3],c3,sum[3],c4);
21
22 endmodule
23
```

Output :-



[2] Design D-flipflop and reuse it to implement 4- bit Johnson Counter.


Program :-



```
testbench.sv
1 // Code your testbench here
2 // or browse Examples
3 module jc_tb;
4   reg clk,reset;
5   wire [3:0] out;
6
7   johnson_counter dut (.out(out), .reset(reset), .clk(clk));
8
9   always
10     #5 clk = ~clk;
11
12   initial begin
13     reset=1'b1; clk=1'b0;
14     #20 reset= 1'b0;
15   end
16
17   initial
18     begin
19       $monitor( $time, " clk=%b, out= %b, reset=%b",
20         clk,out,reset);
21       #105 $stop;
22     end
23 endmodule
24
```

```
design.sv
1 module johnson_counter( out,reset,clk);
2 input clk,reset;
3 output [3:0] out;
4
5 reg [3:0] q;
6
7 always @(posedge clk)
8 begin
9
10 if(reset)
11   q=4'd0;
12 else
13   begin
14     q[3]<=q[2];
15     q[2]<=q[1];
16     q[1]<=q[0];
17     q[0]<=~q[3];
18   end
19 end
20
21 assign out=q;
22 endmodule
23
```

Output :-



```
[2023-08-24 05:32:48 UTC] iverilog '-wall' design.sv testbench.sv && unbuffer vvp a.out
0 clk=0, out= xxxx, reset=1
5 clk=1, out= 0000, reset=1
10 clk=0, out= 0000, reset=1
15 clk=1, out= 0000, reset=1
20 clk=0, out= 0000, reset=0
25 clk=1, out= 0001, reset=0
30 clk=0, out= 0001, reset=0
35 clk=1, out= 0011, reset=0
40 clk=0, out= 0011, reset=0
45 clk=1, out= 0111, reset=0
50 clk=0, out= 0111, reset=0
55 clk=1, out= 1111, reset=0
60 clk=0, out= 1111, reset=0
65 clk=1, out= 1110, reset=0
70 clk=0, out= 1110, reset=0
75 clk=1, out= 1100, reset=0
80 clk=0, out= 1100, reset=0
85 clk=1, out= 1000, reset=0
90 clk=0, out= 1000, reset=0
95 clk=1, out= 0000, reset=0
100 clk=0, out= 0000, reset=0
```


[3] Reuse 2:1 Mux code to implement 8:1 Mux.

Program :-

```
testbench sv
1 // Code your testbench here
2 // or browse Examples
3 module tb_mux_8to1;
4     reg [7:0] inputs;
5     reg [2:0] select;
6     wire out;
7     mux_8to1 uut (
8         .inputs(inputs),
9         .select(select),
10        .out(out)
11    );
12    reg clk = 0;
13    always #5 clk = ~clk;
14    initial begin
15        $dumpfile("tb_mux_8to1.vcd");
16        $dumpvars(0, tb_mux_8to1);
17        inputs = 8'b11001100;
18        select = 3'b000;
19        #10;
20        $display("Input: %b, Select: %b, Output: %b", inputs,
21        select, out);
22        select = 3'b001;
23        #10;
24        $display("Input: %b, Select: %b, Output: %b", inputs,
25        select, out);
26        $finish;
27    end
28 endmodule

design sv
1 module mux_2to1 (
2     input wire in0,
3     input wire in1,
4     input wire select,
5     output wire out
6 );
7     assign out = select ? in1 : in0;
8 endmodule
9 module mux_8to1 (
10    input wire [7:0] inputs,
11    input wire [2:0] select,
12    output wire out
13 );
14    wire [1:0] s1;
15    wire [1:0] s2;
16    mux_2to1 mux0 (
17        .in0(inputs[0]),
18        .in1(inputs[1]),
19        .select(select[0]),
20        .out(s1[0])
21    );
22    mux_2to1 mux1 (
23        .in0(inputs[2]),
24        .in1(inputs[3]),
25        .select(select[0]),
26        .out(s1[1])
27    );
28    mux_2to1 mux2 (
29        .in0(inputs[4]),
30        .in1(inputs[5]),
31        .select(select[1]),
32        .out(s2[0])
33    );
34    mux_2to1 mux3 (
35        .in0(inputs[6]),
36        .in1(inputs[7]),
37        .select(select[1]),
38        .out(s2[1])
39    );
```

Output :-



[4] Design a Full Subtractor with Gate Level Modeling Style.(use primitive gates)


Program:-

```
testbench.vv  design.vv

1 module Testbench;
2   reg A, B, Bin;
3   wire Diff, Bout;
4   FullSubtractor uut (
5     .A(A),
6     .B(B),
7     .Bin(Bin),
8     .Diff(Diff),
9     .Bout(Bout)
10  );
11  initial begin
12    $dumpfile("dump.vcd");
13    $dumpvars(1);
14    $display("A\tB\tBin\tDiff\tBout");
15    $monitor("%b\t%b\t%b\t%b\t%b", A, B, Bin, Diff, Bout);
16    A = 0; B = 0; Bin = 0;
17    #10;
18    A = 1; B = 0; Bin = 0;
19    #10;
20    A = 0; B = 1; Bin = 0;
21    #10;
22    A = 1; B = 1; Bin = 0;
23    #10;
24    A = 0; B = 0; Bin = 1;
25    #10;
26    A = 1; B = 0; Bin = 1;
27    #10;
28    A = 0; B = 1; Bin = 1;
29    #10;
30    A = 1; B = 1; Bin = 1;
31    #10;
32    $finish;
33  end
34 endmodule

1 module FullSubtractor (
2   input A,
3   input B,
4   input Bin,
5   output Diff,
6   output Bout
7 );
8
9   wire X1, X2, X3, X4, X5;
10
11  assign X1 = A ^ B;
12  assign X2 = X1 ^ Bin;
13  assign X3 = (A & B) | (X2 & ~Bin);
14  assign Diff = X1 ^ Bin;
15  assign Bout = ~X3;
16
17 endmodule
```

Output :-




[5] Design a 2X4 decoder using gate level modelling.

Program :-

```
testbench.vv
1 module main;
2 reg a0,a1; wire b0,b1,b2,b3;
3 initial begin
4     $dumpvars(1);
5     $dumpfile("decoder.vcd");
6     $monitor("time=%g | a0=%b | a1 = %b | b0=%b | b1=%b | b2 = %b | b3=%b "Stime,a0,a1,b0,b1, b2,b3);
7 end
8 decoder_2x4 uut(a0,a1,b0,b1,b2,b3);
9 initial
10 begin
11     a0=0; a1=0;
12     #5 a0=0; a1= 1;
13     #5 a0= 1; a1=0;
14     #5 a0= 1; a1= 1;
15     #5 a0=0; a1=0;
16 end
17 endmodule

design.vv
1 module
2 decoder_2x4(a0,a1,b0,b1,b2,b3);
3
4 output b0,b1,b2,b3;
5 input a0,a1;
6 wire w1,w2;
7
8 not n1 (w1,a0);
9 not n2 (w2,a1);
10 and a1 (b0,w1,w2);
11 and a2 (b1,w1,a1);
12 and a3 (b2,a0,w2);
13 and a4 (b3,a0,a1);
14
15 endmodule
```

Output :-




[6] Design a 4x1 mux using operators. (use data flow)

Program :-

```
testbench.sv
1 module tb_mux_4x1;
2   reg [3:0] data;
3   reg [1:0] select;
4   wire out;
5   mux_4x1 uut (
6     .data(data),
7     .select(select),
8     .out(out)
9   );
10  reg clock = 0;
11  always #5 clock = ~clock;
12  initial begin
13    $dumpfile("dump.vcd");
14    $dumpvars(1);
15    data = 4'b0000;
16    select = 2'b00;
17    #10;
18    data = 4'b1010;
19    select = 2'b01;
20    #10;
21    data = 4'b1100;
22    select = 2'b10;
23    #10;
24    data = 4'b0111;
25    select = 2'b11;
26    #10;
27    $finish;
28  end
29  always @(posedge clock) begin
30    $display("Time = %0t: Data = %b, Select = %b, Output = %b", $time, data, select, out);
31  end
32 endmodule

design.sv
1 module mux_4x1 (
2   input wire [3:0] data,
3   input wire [1:0] select,
4   output wire out
5 );
6
7 assign out = (select == 2'b00) ? data[0] :
8             (select == 2'b01) ? data[1] :
9             (select == 2'b10) ? data[2] :
10            data[3];
11
12 endmodule
```

Output :-



[7] Design a Full adder using half adder.

Program :-

```
testbench.sv  +
1 module full_adder_tb;
2   reg a,b,cin;
3   wire sum,carry;
4
5   full_adder uut(a,b,cin,sum,carry);
6
7   initial begin
8     $dumpvars(1);
9     $dumpfile("dump.vcd");
10    a = 0; b = 0; cin = 0;
11    #10
12    a = 0; b = 0; cin = 1;
13    #10
14    a = 0; b = 1; cin = 0;
15    #10
16    a = 0; b = 1; cin = 1;
17    #10
18    a = 1; b = 0; cin = 0;
19    #10
20    a = 1; b = 0; cin = 1;
21    #10
22    a = 1; b = 1; cin = 0;
23    #10
24    a = 1; b = 1; cin = 1;
25    #10
26    $finish();
27  end
28
29 endmodule

design.sv  +
1 module half_adder (
2   input a,b,
3   output sum,carry
4 );
5
6   assign sum = a ^ b;
7   assign carry = a & b;
8
9 endmodule
10 module full_adder(
11   input a,b,cin,
12   output sum,carry
13 );
14
15   wire c,c1,s;
16
17   half_adder ha0(a,b,s,c);
18   half_adder ha1(cin,s,sum,c1);
19   or or1(c|c1);
20
21
22 endmodule
```

Output :-

