



#### Marcela Gonçalves dos Santos


marcela.goncalvesdossantos@concordia.ca

# Computer Architecture


Computer Hierarchy and Laws







# Computer Hierarchy




# Computer Level Hierarchy


- Abstraction layers
- Divide and conquer approach
- Virtual representations
- Possibility to work entirely on each layer


Level 6	User	Executable Programs
Level 5	High Level Language	C++, Java
Level 4	Assembly Language	Assembly Code
Level 3	System Software	Operating System
Level 2	Machine	Instruction Set Architecture
Level 1	Control	Microcode
Level 0	Digital Logic	Circuits , Gates

 At the lowest level that we will study, the digital logic level, the interesting objects are called gates.



 Although built from analog components, such as transistors, gates can be accurately modeled as digital devices.





- Each gate has one or more digital inputs (signals representing 0 or 1) and computes as output some simple function of these inputs, such as AND or OR.
- Each gate is built up of at most a handful of transistors.

- A small number of gates can be combined to form a 1-bit memory, which can store a 0 or a 1.
- The 1-bit memories can be combined in groups of (for example) 16, 32, or 64 to form registers.
- Each register can hold a single binary number up to some maximum.

## Computer Level Hierarchy


- Abstraction layers
- Divide and conquer approach
- Virtual representations
- Possibility to work entirely on each layer

Level 6	User	Executable Programs
Level 5	High Level Language	C++, Java
Level 4	Assembly Language	Assembly Code
Level 3	System Software	Operating System
Level 2	Machine	Instruction Set Architecture
Level 1	Control	Microcode
Level 0	Digital Logic	Circuits , Gates

#### Control Logic level

- Manages signal transactions and data exchange within internal components and I/Os.
- Directly related to CPU Datapath, Bus and Registers
- Hardwired or microprogrammed


#### Control Logic level - Data Path



Instruction	Class	Operation
AND	Computation	Logical product
OR	Computation	Logical sum
XOR	Computation	Logical diff
SLT	Computation	Set if less than
ADD	Computation	Add
SUB	Computation	Subtract
LDW / LDB	Load/Store	Load word/byte
STW / STB	Load/Store	Store word/byte
BEZ	Branch	Branch if equal zero
BNZ	Branch	Branch if diff zero
LDI	Pseudo	Load immediate
HCF	Pseudo	Halt and catch fire

#### Control Logic level - Data Path

- The data path is that part of the CPU containing the ALU, its inputs, and its outputs.
- Execute instructions, store results and keeps processor state



# Let's talk more about the registers

MAR	Memory Address Register	Memory location of data to be accessed
MDR	Memory Data Register	Data transferred to or from memory
AC	Accumulator	Temporary operations results storage
PC	Program Counter	Next instruction address
CIR	Current Instruction Register	Current instruction during processing





# Activity 1

Present your understanding of what are the main aspects of the first two abstraction levels seem so far

- What is the digital logic level?
- What is the control level?
- What is datapath?

- Groups of 2 students


#### Computer Level Hierarchy


- Abstraction layers
- Divide and conquer approach
- Virtual representations
- Possibility to work entirely on each layer


Level 6	User	Executable Programs
Level 5	High Level Language	C++ , Java
Level 4	Assembly Language	Assembly Code
Level 3	System Software	Operating System
Level 2	Machine	Instruction Set Architecture
Level 1	Control	Microcode
Level 0	Digital Logic	Circuits , Gates

#### Instruction Set Architecture level

- Interface between HW / SW
- Defines how the CPU is controlled by the SW
- Includes instructions, IOs, etc
- Functionally independent of the HW
  - o Intel's 8086 programs work on any subsequent family








Why is it important to master the ISA?

#### Instruction Set Architecture level




- Stack
- Accumulator
- General Purpose Registers (GPRs)

- Stack
- Accumulator
- General Purpose Registers (GPRs)

- Stack
- Two base operands take one parameter:

   push and pop




- Stack
- Example

$$\circ A = B + C$$


Simple model evaluation, short instructions

Efficient code generation jeopardized, stack becomes architecture bottleneck



- Stack
- Accumulator
- General Purpose Register (GPR)

- Accumulator
  - One operand is the accumulator
     register, the other is in memory
  - Direct access
  - ALU writes back to accumulator



- Accumulator
- Example
  - $\circ A = B + C$

#### **Short instructions**

Central point at accumulator.


Memory traffic is increased

- 1. LOAD address B from memory to ACC
- 2. Fetch value from address C in memory
- 3. ADD the two values
- 4. Save result back in ACC
- 5. Store ACC at address A in memory

- Stack
- Accumulator
- General Purpose Registers (GPRs)

GPRs

General Purpose Registers



- GPRs
- Example

$$\circ A = B + C$$

Easy code generation, local storage

All operands are named what will generat longer instructions

- 1. LOAD RO, B
- 2. LOAD R1, C
- 3. ADD R2, R0, R1
- 4. STORE A, R2





# Activity 2

 Find examples of processors of each type of ISA seem so far. What are their advantages?
 Disadvantages? What are the two ISA classification types? Explain each, with examples.

- Groups of 2 students

# Computer Level Hierarchy

- Abstraction layers
- Divide and conquer approach
- Virtual representations
- Possibility to work entirely on each layer

Level 6	User	Executable Programs
Level 5	High Level Language	C++, Java
Level 4	Assembly Language	Assembly Code
Level 3	System Software	Operating System
Level 2	Machine	Instruction Set Architecture
Level 1	Control	Microcode
Level 0	Digital Logic	Circuits , Gates

#### System Software Level

- Deals with the abstraction and protection of lower levels (machine level)
  - Multiprogramming
  - Memory handling
  - 0 1/0
- Device drivers are usually written at this level
- Controls executing processes in the system
- Assembly language (IvI 4) instructions usually pass through this level unmodified


#### System Software Level

- Provides services/platform to another software
  - Different applications
  - Operating systems
  - Software Engines
  - Automation



System software is usually general-purpose

#### System Software Level







# Activity 3

Find examples of operating systems, old and new, and discuss about (possible) changes they have in their design. The services remain the same? What have changed?

- Groups of 2 students

# Computer Level Hierarchy

- Abstraction layers
- Divide and conquer approach
- Virtual representations
- Possibility to work entirely on each layer

Level 6	User	Executable Programs
Level 5	High Level Language	C++ , Java
Level 4	Assembly Language	Assembly Code
Level 3	System Software	Operating System
Level 2	Machine	Instruction Set Architecture
Level 1	Control	Microcode
Level 0	Digital Logic	Circuits , Gates

#### Assembly Code Level

- Acts on assembly generated from higher levels (IvI 5) and in assembly written at this level directly
- One <u>assembly instruction</u> is translated to <u>one</u> <u>machine</u> <u>instruction</u>
- Assembly language is textual
  - o programs are sequence of readable commands
- Many compilers are written in assembly

#### Assembly Code Level

Instruction	Class	Operation
AND	Computation	logical product
OR	Computation	togical sum
XDR	Computation	Lagosi diff
SLT	Computation	Set if less than
ADD	Computation	Add
SUB	Computation	Substant
LDW / LDB	Load/Store	national desired
STW / STB	Load/Store	The antificia
BEZ	Branch	The Control
BNZ	Branch	
LDI	Pseudo	) and ( ) ( ) ( )
HCF	Fseudo	

```
main
    ldi r2,ask
   ldi lr,retask
   bnz sp,print
retask
    ldi r2,name
   ldi lr,retget
   bnz sp,getname
retget
    ldi r2,str
           r2,str
   ldi lr,retstr
   bnz sp,print
retstr
           r2, name
    ldi lr,retstr2
   bnz sp,print
retstr2
   hcf
```



### Computer Level Hierarchy

- Abstraction layers
- Divide and conquer approach
- Virtual representations
- Possibility to work entirely on each layer

Level 6	User	Executable Programs	
Level 5	High Level Language	C++ , Java	
Level 4	Assembly Language	Assembly Code	
Level 3	System Software	Operating System	
Level 2	Machine	Instruction Set Architecture	
Level 1	Control	Microcode	
Level 0	Digital Logic	Circuits , Gates	

### Higher Level Language

- Common use programming languages
  - O C/C++
  - o Java
  - o Pascal
  - Python
- Provides a "more convenient" interface for applications
- In general, programming languages at this level are structured english

### Higher Level Language

- The same high-level code can be reused for different targets
- Programmer focus on higher-level aspects of design
  - Data types
  - Structures
  - Algorithm
- Code can be translated to assembly code or interpreted
  - o C, Ada, C#, ... translated
  - O Sh, TCL, Perl, Python, ... interpreted

### Computer Level Hierarchy

- Abstraction layers
- Divide and conquer approach
- Virtual representations
- Possibility to work entirely on each layer


Level 6	User	Executable Programs	
Level 5	High Level Language	C++ , Java	
Level 4	Assembly Language	Assembly Code	
Level 3	System Software	Operating System	
Level 2	Machine	Instruction Set Architecture	
Level 1	Control	Microcode	
Level 0	Digital Logic	Circuits , Gates	

### Higher Level Language

- Programs (executables) and users
- Most daily applications reside in this level
  - Word processors
  - Games
  - Browsers
- Lower levels are nearly invisible from this level

## Computer Level Hierarchy

Level 6	User	Executable Programs	
Level 5	High Level Language	C++ , Java	
Level 4	Assembly Language	Assembly Code	
Level 3	System Software	Operating System	
Level 2	Machine	Instruction Set Architecture	
Level 1	Control	Microcode	
Level 0	Digital Logic	Circuits , Gates	







## Activity 4

Discuss and present the difference between application (user) software and system software.


- Groups of 2 students



# Moore's Lau







### QUT

### MOORE'S LAW

with A/Prof. Alexander Dreiling




. . .

#### Moore's Law: The number of transistors on microchips doubles every two years Our World



Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing - such as processing speed or the price of computers.



OurWorldinData.org - Research and data to make progress against the world's largest problems.

----


Licensed under CC-BY by the authors Hannah Ritchie and Max Roser.









## Amdahl's Lau








...


. . .





TIPE	1 OF TIME	CPI	
INT	40%	1	
BR	20%	4	
LD	30%	2	
ST	10%	3	


. 26Hz


---











### Amdahl's Law

- Gives the possible gain from speeding up a given resource
- Speed-up is limited by the needed time for the unchanged portion of the program

s → acceleration

$$SpeedUp = \frac{1}{(1-p) + \frac{p}{S}} \qquad S = \frac{T_{sequential}}{T_{narallel}}$$
 p  $\rightarrow$  improvement factor

### Amdahl's Law - Example 1

 Assuming we are improving the hardware of a web server. The new CPU is 10x faster than the current one. The current CPU is busy with computation 40% of the time, while for the other 60% it is waiting for IO operations. What is the gain obtained by replacing this CPU by the new one?

$$p = 40\% => 0.4$$

$$s = 10$$

$$Gain = \frac{1}{(1-p) + \frac{p}{s}}$$

$$G = (1/(1-0.4)+0.4/10)$$
  
 $G = (1/(0.6+0.04))$   
 $G = 1.56$ 

### Amdahl's Law - Example 2

A common operation in graphic processing is the square root. Floating point implementations of such operation vary a lot. Assuming that the floating point instruction are used 50% of the time, while FPSQR (floating point square root) is responsible for 20% of the execution time, what would yield a better gain: improving the FPSQR hardware speeding-up its execution by a factor of 10 or improve ALL FP instructions by a factor of 1.6?

$$s = 1.6$$

$$Gain = \frac{1}{(1-p) + \frac{p}{s}}$$

$$G = 1.23$$

### Amdahl's Law - Example 2

A common operation in graphic processing is the square root. Floating point implementations of such operation vary a lot. Assuming that the floating point instruction are used 50% of the time, while FPSQR (floating point square root) is responsible for 20% of the execution time, what would yield a better gain: improving the FPSQR hardware speeding-up its execution by a factor of 10 or improve ALL FP instructions by a factor of 1.6?

$$s = 10$$

$$Gain = \frac{1}{(1-p) + \frac{p}{s}}$$

$$G = 1.22$$







## Activity 5

Discuss and present what other types of performance laws are used for computers? Give examples of their usage and why they are Important.

- Groups of 2 students







#### Marcela Gonçalves dos Santos

marcela.goncalvesdossantos@concordia.ca

## Computer Architecture

Laws and Arithmetic Binary



