## CSSE2010/7201 - Introduction to Computer Systems Assignment 1: Digital Logic Design

Semester 1, 2025

Due: Thursday, 17 April 2025, 4:00PM AEST via Blackboard submission

## Part A - Combinational Logic Synthesis Task [12 Marks]

Last digit of 8-digit student number	Definition of the function $F = f(X, Y, Z)$		
0-1	$F=1$ if the unsigned number given by $XYZ \in \{0,3,4,6,7\}$		
2-3	$F=1$ if the unsigned number given by $XYZ \in \{1,2,4,5,6\}$		
4-5	$F=1$ if the unsigned number given by $XYZ \in \{0,1,3,6,7\}$		
6-7	$F=1$ if the unsigned number given by $XYZ \in \{2,3,4,5,7\}$		
8-9	$F=1$ if the unsigned number given by $XYZ \in \{1,3,4,5,6\}$		

1. Provide a truth table for the function F = f(X, Y, Z).

[1 mark]

Given my student number is 48030504 we know:
$$F=1 \text{ when } \times YZ \in \{0,1,3,6,7\}$$
Thus:
$$\underline{X} Y Z F$$

×	Y	Z	F
0	0	0	,
0	0	1	1
0	1	$\circ$	0
0	1	)	1
1	0	$\bigcirc$	0
1	0	)	0
1	1	0	1
1	1	)	1

 Provide the unsimplified sum-of-product (SOP) Boolean expression for F, where each product term contains exactly three literals (variables).

Taking the Sum-&-products for XYZ combinations for which F=1 we Sind:

3. Provide the most simplified SOP expression for F, where each product term contains less than three literals (variables). [2 marks]

$$\overline{X} \overline{Y} \overline{Z} + \overline{X} \overline{Y} Z + \overline{X} \overline{Y} Z + \overline{X} \overline{Y} Z = F$$
 $\overline{X} \overline{Y} (\overline{Z} + Z) + \overline{Y} Z (\overline{X} + X) + \overline{X} \overline{Y} Z = F$ 
 $\overline{X} \overline{Y} + YZ + \overline{X} \overline{Z} + \overline{X} \overline{Y} Z = F$ 


Note still as equivalent as  $\overline{X} \overline{Y} + YZ + \overline{X} \overline{Y} Z = F$ 
 $F = \overline{X} \overline{Y} + YZ + \overline{X} \overline{Y} Z = F$ 

in  $F = I$ 


4. Provide a simplified non-SOP expression for F by following further simplifications to your SOP expression in step 3, such as allowing XOR/XNOR operations. [1 marks]

We notice that 
$$\overline{XY} + XY = \overline{X \oplus Y}$$
  
Thus:  
 $F = YZ + \overline{X \oplus Y}$ 


5. Provide a logic diagram<sup>2</sup> to show how F can be implemented with **2-input NAND gates only** with possible simplifications to reduce the gate count. [2 marks]




we understand that each of these gates can be constructed as NAND gate consigurations. Modeling using logisim, it is demonstrated that the following circuits were NAND gate equivalents XNOR bate:




AND Gate




OR Gode:



Substituting these into the circuit we find.





Taking note of the double NAND inverters we can simplify by removing them:



6. Based on different implementation options for F corresponding to steps (3)-(5), select the best option that minimises the required number of logic ICs and provide a circuit schematic diagram³ with your selected option. Your answer must contain a quantitative justification for your choice of implementation. You can only assume the presence of logic ICs provided in your lab kit, which are also indicated in the device pinout document on the course Blackboard site.
[3 marks]

Given each Gate IC provided in the lab kit contain four logic gates, we understand that it will take a minimum of two ICs to perform the F truth table is evaluat the simplified circuit identifies a NAND Gate XOR equivalent in the top left Replacing this with the 74HCT86 XOR Gate IC leaves only two NAND Gates which are maintained within the 74HCTBO IC thus, we are left with the minimum two ICs to form the circuit'





7. Using a logic diagram, show how F can be implemented with one 4:1 multiplexer and NOT gates (if required) only. [2 marks]

Using the touth toble we can identify some key trends:

