
### TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

- Rail-to-Rail Output Swing
- Gain Bandwidth Product . . . 6.4 MHz
- ±80 mA Output Drive Capability
- Supply Current . . . 500 μA/channel
- Input Offset Voltage . . . 100 μV
- Input Noise Voltage . . . 11 nV/√Hz
- Slew Rate . . . 1.6 V/μs
- Micropower Shutdown Mode (TLV2460/3/5)...0.3 μA/Channel
- Universal Operational Amplifier EVM
- Available in Q-Temp Automotive HighRel Automotive Applications Configuration Control/Print Support Qualification to Automotive Standards



#### description

The TLV246x is a family of low-power rail-to-rail input/output operational amplifiers specifically designed for portable applications. The input common-mode voltage range extends beyond the supply rails for maximum dynamic range in low-voltage systems. The amplifier output has rail-to-rail performance with high-output-drive capability, solving one of the limitations of older rail-to-rail input/output operational amplifiers. This rail-to-rail dynamic range and high output drive make the TLV246x ideal for buffering analog-to-digital converters.

The operational amplifier has 6.4 MHz of bandwidth and 1.6 V/ $\mu$ s of slew rate with only 500  $\mu$ A of supply current, providing good ac performance with low power consumption. Three members of the family offer a shutdown terminal, which places the amplifier in an ultralow supply current mode (I<sub>DD</sub> = 0.3  $\mu$ A/ch). While in shutdown, the operational-amplifier output is placed in a high-impedance state. DC applications are also well served with an input noise voltage of 11 nV/ $\nu$ Hz and input offset voltage of 100  $\mu$ V.

This family is available in the low-profile SOT23, MSOP, and TSSOP packages. The TLV2460 is the first rail-to-rail input/output operational amplifier with shutdown available in the 6-pin SOT23, making it perfect for high-density circuits. The family is specified over an expanded temperature range ( $T_A = -40^{\circ}C$  to  $125^{\circ}C$ ) for use in industrial control and automotive systems, and over the military temperature range ( $T_A = -55^{\circ}C$  to  $125^{\circ}C$ ) for use in military systems.

#### **SELECTION GUIDE**

DEVICE	V <sub>DD</sub>	<b>V<sub>IO</sub></b> [μ <b>V</b> ]	I <sub>DD</sub> /ch [μΑ]	I <sub>IB</sub> [pA]	GBW [MHz]	SLEW RATE [V/μs]	V <sub>n, 1 <u>kH</u>z [nV/√Hz]</sub>	I <sub>O</sub> [mA]	SHUTDOWN	RAIL-RAIL
TLV246x(A)	2.7-6	150	550	1300	6.4	1.6	11	25	Υ	I/O
TLV277x(A)	2.5-5.5	360	1000	2	5.1	10.5	17	6	Υ	0
TLV247x(A)	2.7-6	250	600	2.5	2.8	1.5	15	20	Υ	I/O
TLV245x(A)	2.7-6	20	23	500	0.22	0.11	52	10	Υ	I/O
TLV225x(A)	2.7–8	200	35	1	0.2	0.12	19	3	_	_
TLV226x(A)	2.7–8	300	200	1	0.71	0.55	12	3	_	_



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### TLV2460C/I/AI and TLV2461C/I/AI AVAILABLE OPTIONS

	V	PACKAGED DEVICES					
TA	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE (D)	SOT-23 <sup>†</sup> (DBV)	SYMBOL	PLASTIC DIP (P)		
0°C to 70°C	2000 μV	TLV2460CD TLV2461CD	TLV2460CDBV TLV2461CDBV	VAOC VAPC	TLV2460CP TLV2461CP		
−40°C to 125°C	2000 μV	TLV2460ID TLV2461ID	TLV2460IDBV TLV2461IDBV	VAOI VAPI	TLV2460IP TLV2461IP		
	1500 μV	TLV2460AID TLV2461AID	_ _		TLV2460AIP TLV2461AIP		

This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2460CDR).

#### TLV2460M/AM/Q/AQ and TLV2461M/AM/Q/AQ AVAILABLE OPTIONS

			P/	ACKAGED DEVICE	S		
TA	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE <sup>†</sup> (D)	SMALL OUTLINE <sup>†</sup> (PW)	CERAMIC DIP (JG)	CERAMIC FLATPACK (U)	CHIP CARRIER (FK)	
-40°C to 125°C	2000 μV	TLV2460QD TLV2461QD	TLV2460QPW TLV2461QPW	_ _	_ _	_ _	
	1500 μV	TLV2460AQD TLV2461AQD	TLV2460AQPW TLV2461AQPW	_	_	_	
5500 12 40500	2000 μV		_ _	TLV2460MJG TLV2461MJG	TLV2460MU TLV2461MU	TLV2460MFK TLV2461MFK	
–55°C to 125°C	1500 μV		-	TLV2460AMJG TLV2461AMJG	TLV2460AMU TLV2461AMU	TLV2460AMFK TLV2461AMFK	

<sup>†</sup> This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2460QDR).

#### TLV2462C/I/AI and TLV2463C/I/AI AVAILABLE OPTIONS

			PACKAGED DEVICES						
TA	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE† (D)	MSOP (DGK)	SYMBOL	MSOP† (DGS)	SYMBOL	PLASTIC DIP (N)	PLASTIC DIP (P)	
0°C to 70°C	2000 μV	TLV2462CD TLV2463CD	TLV2462CDGK —	xxTIAAI	— TLV2463CDGS	— xxTIAAK	 TLV2463CN	TLV2462CP —	
−40°C to	2000 μV	TLV2462ID TLV2463ID	TLV2462IDGK —	xxTIAAJ	— TLV2463IDGS	— xxTIAAL	 TLV2463IN	TLV2462IP —	
125°C	1500 μV	TLV2462AID TLV2463AID		_		_	— TLV2463AIN	TLV2462AIP —	

<sup>†</sup> This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2462CDR).



<sup>‡</sup> Chip forms are tested at  $T_A = 25$ °C only.

<sup>‡</sup> Chip forms are tested at  $T_A = 25^{\circ}C$  only.

## TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### TLV2462M/AM/Q/AQ and TLV2463M/AM/Q/AQ AVAILABLE OPTIONS

		PACKAGED DEVICES							
TA	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE† (D)	SMALL OUTLINE† (PW)	CERAMIC DIP (JG)	CERAMIC DIP (J)	CERAMIC FLATPACK (U)	CHIP CAR- RIER (FK)		
-40°C to 125°C	2000 μV	TLV2462QD TLV2463QD	TLV2462QPW TLV2463QPW	_ _	_ _	_ _	_		
	1500 μV	TLV2462AQD TLV2463AQD	TLV2462AQPW TLV2463AQPW		_		_		
–55°C to 125°C	2000 μV		_ _	TLV2462MJG —	— TLV2463MJ	TLV2462MU	TLV2462MFK TLV2463MFK		
	1500 μV	_	_ _	TLV2462AMJG —	— TLV2463AMJ	TLV2462AMU	TLV2462AMFK TLV2463AMFK		

<sup>†</sup> This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2462QDR).

#### TLV2464C/I/AI and TLV2465C/I/AI AVAILABLE OPTIONS

		PACKAGED DEVICES				
TA	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE (D)	PLASTIC DIP (N)	TSSOP (PW)		
0°C to 70°C	2000 μV	TLV2464CD TLV2465CD	TLV2464CN TLV2465CN	TLV2464CPW TLV2465CPW		
	2000 μV	TLV2464ID TLV2465ID	TLV2464IN TLV2465IN	TLV2464IPW TLV2465IPW		
−40°C to 125°C	1500 μV	TLV2464AID TLV2465AID	TLV2464AIN TLV2465AIN	TLV2464AIPW TLV2465AIPW		

<sup>†</sup>This package is available taped and reeled. To order this packaging option, add an R suffix to the part number(e.g., TLV2464CDR).

#### TLV2464M/AM/Q/AQ and TLV2465M/AM/Q/AQ AVAILABLE OPTIONS

		PACKAGED DEVICES					
TA	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE† (D)	SMALL OUTLINE <sup>†</sup> (PW)	CERAMIC DIP	CHIP CARRIER (FK)		
-40°C to 125°C	2000 μV	TLV2464QD TLV2465QD	TLV2464QPW TLV2465QPW				
	1500 μV	TLV2464AQD TLV2465AQD	TLV2464AQPW TLV2465AQPW		_		
–55°C to 125°C	2000 μV		-	TLV2464MJ TLV2465MJ	TLV2464MFK TLV2465MFK		
	1500 μV	_	_ _	TLV2464AMJ TLV2465AMJ	TLV2464AMFK TLV2465AMFK		

<sup>†</sup> This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2464QDR).





<sup>‡</sup> Chip forms are tested at  $T_A = 25^{\circ}C$  only.

### TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### TLV246x PACKAGE PINOUTS(1)









### TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### TLV246x PACKAGE PINOUTS (continued)(1)





NC – No internal connection (1) SOT–23 may or may not be indicated



## TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note 1)		6 V
Differential input voltage, V <sub>ID</sub>		22
Input current, I <sub>I</sub> (any input)		$\dots$ ± 200 mA
Output current, IO		± 175 mA
Total input current, I <sub>I</sub> (into V <sub>DD+</sub> )		
Total output current, IO (out of GND)		
Continuous total power dissipation		
Operating free-air temperature range, T <sub>A</sub> :	C suffix	0°C to 70°C
	I and Q suffix	–40°C to 125°C
	M suffix	
Maximum junction temperature, T <sub>.1</sub>		150°C
Storage temperature range, T <sub>stq</sub>		
Lead temperature 1,6 mm (1/16 inch) from	case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential voltages, are with respect to GND.

#### **DISSIPATION RATING TABLE FOR C and I SUFFIX**

PACKAGE	(°C/W)	θJA (°C/W)	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> < 125°C POWER RATING
D (8)	38.3	176	710 mW	142 mW
D (14)	26.9	122.6	1022 mW	204.4 mW
D (16)	25.7	114.7	1090 mW	218 mW
DBV (5)	55	324.1	385 mW	77.1 mW
DBV (6)	55	294.3	425 mW	84.9 mW
DGK	54.2	259.9	481 mW	96.2 mW
DGS	54.1	257.7	485 mW	97 mW
N (14, 16)	32	78	1600 mW	320.5 mW
P (8)	41	104	1200 mW	240.4 mW
PW (14)	29.3	173.6	720 mW	144 mW
PW (16)	28.7	161.4	774 mW	154.9 mW

NOTE: Thermal resistances are not production tested and are for informational purposes only.

#### DISSIPATION RATING TABLE FOR Q and M SUFFIX

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C <sup>‡</sup>	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
U	675 mW	5.4 mW/°C	432 mW	350 mW	135 mW

<sup>‡</sup> This is the inverse of the traditional junction-to-ambient thermal resistance (ROJA). Thermal resistances are not production tested and are for informational purposes only.



## TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### recommended operating conditions

		MIN	MAX	UNIT	
Outside the second	Single supply	2.7	6		
Supply voltage, V <sub>DD</sub>	Split supply	±1.35	±3	V	
Common-mode input voltage range, VICR	0	$V_{DD}$	V		
	C-suffix	0	70	1	
Operating free-air temperature, TA	I-suffix and Q-suffix	-40	125	°C	
	M-suffix	-55	125		
Shutdown on/off voltage level‡	VIH	2		V	
Silutuowii oli/oli voltage level+	$V_{IL}$		0.7	V	

<sup>‡</sup> Relative to voltage on the GND terminal of the device.

#### electrical characteristics at specified free-air temperature, $V_{DD} = 3 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
				25°C		500	2000	
,		$V_{DD} = 3 V$ ,		Full range			2200	μV
VIO	Input offset voltage	$V_{IC} = 1.5 \text{ V},$ $V_{O} = 1.5 \text{ V},$		25°C		500	1500	
		$R_S = 50 \Omega$	TLV246xA	Full range			1700	
ανιο	Temperature coefficient of input offset voltage	1 3 33				2		μV/°C
				25°C		2.8	7	
ΙΙΟ	Input offset current	V <sub>DD</sub> = 3 V,	TLV246xC	Full range			20	nA
		$V_{IC} = 1.5 \text{ V},$	TLV246xI/Q/M	Full range			75	
		$V_0 = 1.5 V$ ,		25°C		4.4	14	
I <sub>IB</sub>	Input bias current	$R_S = 50 \Omega$	TLV246xC	Full range			25	nA
			TLV246xI/Q/M	Full range			75	
	High-level output voltage	$I_{OH} = -2.5 \text{ mA}$		25°C		2.9		
.,				Full range	2.8			
VOH		I <sub>OH</sub> = -10 mA		25°C		2.7		V
				Full range	2.5			
				25°C		0.1		- v
,		$V_{IC} = 1.5 V,$	$I_{OL} = 2.5 \text{ mA}$	Full range			0.2	
VOL	Low-level output voltage			25°C		0.3		
		$V_{IC} = 1.5 V,$	IOL = 10  mA	Full range			0.5	
				25°C		50		
		Sourcing		Full range	20			
los	Short-circuit output current	0. 1.		25°C		40		mA
		Sinking		Full range	20			
IO	Output current	Measured 1 V from rail		25°C		±40		mA
	Large-signal differential voltage	D 401-0		25°C	90	105		4D
$A_{VD}$	amplification	$R_L = 10 \text{ k}\Omega$	$V_{O(PP)} = 1 V$	Full range	89			dB
r <sub>i(d)</sub>	Differential input resistance			25°C		10 <sup>9</sup>		Ω

<sup>†</sup> Full range is 0°C to 70°C for the C suffix, -40°C to 125°C for the I and Q suffixes, and -55°C to 125°C for the M suffix.



## TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

### electrical characteristics at specified free-air temperature, $V_{DD}$ = 3 V (unless otherwise noted) (continued)

	PARAMETER	TEST COND	DITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
Ci(c)	Common-mode input capacitance	f = 10 kHz		25°C		7		pF
z <sub>o</sub>	Closed-loop output impedance	f = 100 kHz,	A <sub>V</sub> = 10	25°C		33		Ω
				25°C	66	80		
CMRR	Common-mode rejection ratio	$V_{ICR} = 0 \text{ to } 3 \text{ V},$ $R_S = 50 \Omega$	TLV246xC	Full range	64			dB
		115 = 30 22	TLV246xI/Q/M	Full range	60			
		$V_{DD} = 2.7 \text{ V to 6 V},$	$V_{IC} = V_{DD}/2$ ,	25°C	80	85		
	Supply voltage rejection ratio	No load	.0 22	Full range	75			
ksvr	(ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	$V_{DD} = 3 \text{ V to 5 V},$	$V_{IC} = V_{DD}/2$	25°C	85	95		dB
		No load	.0 22	Full range	80			
				25°C		0.5	0.575	
IDD	Supply current (per channels)	$V_{O} = 1.5 \text{ V},$	No load	Full range			0.9	mA
	Supply current in shutdown	SHDN < 0.7 V,		25°C		0.3		•
IDD(SHDN)	(TLV2460, TLV2463, TLV2465)	Per channel in shutdov	wn	Full range			2.5	μΑ

<sup>†</sup> Full range is 0°C to 70°C for the C suffix, -40°C to 125°C for the I and Q suffixes, and -55°C to 125°C for the M suffix.

#### operating characteristics at specified free-air temperature, $V_{DD} = 3 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST COND	TIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT	
		.,	2 =	25°C	0.9	1.6			
SR	Slew rate at unity gain	$V_{O(PP)} = 0.8 \text{ V},$ $R_{L} = 10 \text{ k}\Omega$	$C_L = 160 pF,$	Full range	0.8			V/μs	
	Enchanted to a decide a college	f = 100 Hz		25°C		16		-> //  1-	
V <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz		25°C		11		nV/√Hz	
In	Equivalent input noise current	f = 1 kHz		25°C		0.13		pA/√Hz	
		., .,	A <sub>V</sub> = 1			0.006%			
THD + N	Total harmonic distortion plus noise	$V_{O(PP)} = 2 \text{ V},$ $R_1 = 10 \text{ k}\Omega, f = 1 \text{ kHz}$	A <sub>V</sub> = 10	25°C		0.02%			
	Holoc	TK_ = 10 K32, 1 = 1 K12	A <sub>V</sub> = 100			0.08%			
			Both channels			7.6			
<sup>t</sup> (on)	Amplifier turnon time	$A_V = 1$ , $R_L = 10 \text{ k}\Omega$	Channel 1 only, Channel 2 on	25°C		7.65		μs	
			Both channels			333			
t(off)	Amplifier turnoff time	$A_V = 1, R_L = 10 \text{ k}\Omega$	Channel 1 only, Channel 2 on	25°C		328		ns	
,			Channel 2 only, Channel 1 on			329			
	Gain-bandwidth product	f = 10 kHz, C <sub>L</sub> = 160 pF	$R_L = 10 \text{ k}\Omega$ ,	25°C		5.2		MHz	
		V(STEP)PP = 2 V,	0.1%			1.47			
	Cattling time	$A_V = -1$ , $C_L = 10 \text{ pF}$ , $R_L = 10 \text{ k}\Omega$	0.01%	3500		1.78			
t <sub>S</sub>	Settling time	V(STEP)PP = 2 V,	0.1%	25°C		1.77		μs	
		$A_V = -1$ , $C_L = 56 \text{ pF}$ , $R_L = 10 \text{ k}\Omega$	0.01%			1.98			
φm	Phase margin at unity gain	D 4010	0 400 = 5	25°C		44°			
	Gain margin	$R_L = 10 \text{ k}\Omega$	$C_L = 160  pF$	25°C		7		dB	

<sup>†</sup>Full range is 0°C to 70°C for the C suffix, -40°C to 125°C for the I and Q suffixes, and -55°C to 125°C for the M suffix.



#### TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### electrical characteristics at specified free-air temperature, $V_{DD}$ = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
				25°C		500	2000	
		V <sub>DD</sub> = 5 V,		Full range			2200	
VIO	Input offset voltage	$V_{IC} = 2.5,$		25°C		500	1500	μV
		V <sub>O</sub> = 2.5 V,	TLV246xA	Full range			1700	
ανιο	Temperature coefficient of input off- set voltage	$R_S = 50 \Omega$		25°C		2		μV/°C
				25°C		0.3	7	
IIO	Input offset current	V <sub>DD</sub> = 5 V,	TLV246xC	Full range			15	nA
	•	$V_{IC} = 2.5 \text{ V},$	TLV246xI/Q/M	Full range			60	
		$V_0 = 2.5 V$ ,		25°C		1.3	14	
I <sub>IB</sub>	Input bias current	$R_S = 50 \Omega$	TLV246xC	Full range			30	nA
			TLV246xI/Q/M	Full range			60	
				25°C		4.9		
		$I_{OH} = -2.5 \text{ mA}$		Full range	4.8			
VOH	High-level output voltage			25°C		4.8		V
		$I_{OH} = -10 \text{ mA}$		Full range	4.7			
				25°C		0.1		
		$V_{IC} = 2.5 V,$	$I_{OL} = 2.5 \text{ mA}$	Full range			0.2	
VOL	Low-level output voltage			25°C		0.2		V
		$V_{IC} = 2.5 V,$	$I_{OL} = 10 \text{ mA}$	Full range			0.3	
				25°C		145		
		Sourcing		Full range	60			
los	Short-circuit output current	0		25°C		100		mA
		Sinking		Full range	60			
IO	Output current	Measured at 1 V from ra	ail	25°C		±80		mA
	Large-signal differential voltage	V <sub>IC</sub> = 2.5 V,	$R_1 = 10 \text{ k}\Omega$	25°C	92	109		
AVD	amplification	$V_O = 1 V \text{ to } 4 V$	_ ,	Full range	90			dB
r <sub>i(d)</sub>	Differential input resistance			25°C		10 <sup>9</sup>		Ω
c <sub>i(c)</sub>	Common-mode input capacitance	f = 10 kHz		25°C		7		pF
z <sub>0</sub>	Closed-loop output impedance	f = 100 kHz,	A <sub>V</sub> = 10	25°C		29		Ω
		., ., .,		25°C	71	85		
CMRR	Common-mode rejection ratio	$V_{ICR} = 0 \text{ V to 5 V},$ RS = 50 \Omega	TLV246xC	Full range	69			dB
		11.5 - 00 22	TLV246xI/Q/M	Full range	60			
		$V_{DD} = 2.7 \text{ V to 6 V},$	$V_{IC} = V_{DD}/2$ ,	25°C	80	85		10
1.	Supply voltage rejection ratio	No load	_	Full range	75			dB
ksvr	$(\Delta V_{DD} / \Delta V_{IO})$	$V_{DD} = 3 \text{ V to 5 V},$	$V_{IC} = V_{DD}/2$ ,	25°C	85	95		10
		No load		Full range	80			dB
	Cumply gurrent (nor sharesh	Va 25V	No loos	25°C		0.55	0.65	A
lDD	Supply current (per channel)	V <sub>O</sub> = 2.5 V,	No load,	Full range			1	mA
	Supply current in shutdown	SHDN < 0.7 V, Per char	nnels in	25°C		1		^
IDD(SHDN)	(TLV2460, TLV2463, TLV2465)	shutdown		Full range			3	μΑ

<sup>†</sup> Full range is 0°C to 70°C for the C suffix, -40°C to 125°C for the I and Q suffixes, and -55°C to 125°C for the M suffix.



# TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SLOS220J – JULY 1998 – REVISED FEBRUARY 2004

### operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain	$V_{O(PP)} = 2 V$ , $R_L = 10 \text{ k}\Omega$	C <sub>L</sub> = 160 pF,	25°C Full range	0.9	1.6		V/µs
.,	Envirolant innut pains valtage	f = 100 Hz		25°C		14		nV/√Hz
V <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz		25°C		11		nv/√HZ
In	Equivalent input noise current	f = 100 Hz		25°C		0.13		pA/√Hz
		V <sub>O(PP)</sub> = 4 V,	A <sub>V</sub> = 1		C	0.004%		
THD + N	Total harmonic distortion plus noise	$R_L = 10 \text{ k}\Omega$ ,	A <sub>V</sub> = 10	25°C		0.01%		
		f = 10 kHz	A <sub>V</sub> = 100			0.04%		
			Both channels			7.6		
t(on)	Amplifier turnon time	A <sub>V</sub> = 1, R <sub>L</sub> = 10 kΩ	Channel 1 only, Channel 2 on	25°C		7.65		μs
( )			Channel 2 only, Channel 1 on			7.25		
			Both channels			333		
t(off)	Amplifier turnoff time	A <sub>V</sub> = 1, R <sub>L</sub> = 10 kΩ	Channel 1 only, Channel 2 on	25°C		328		ns
			Channel 2 only, Channel 1 on			329		
	Gain-bandwidth product	f = 10 kHz, C <sub>L</sub> = 160 pF	$R_L = 10 \text{ k}\Omega$ ,	25°C		6.4		MHz
		V(STEP)PP = 2 V, Ay = -1,	0.1%			1.53		
	Cossiling sime	$C_L = 10 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%	25°C		1.83		
t <sub>S</sub>	Settling time	V <sub>(STEP)PP</sub> = 2 V, A <sub>V</sub> = -1,	0.1%	25°C		3.13		μs
		$C_L = 56 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%			3.33		
φm	Phase margin at unity gain	D. 101-0	C: 460 - F	25°C		45°		
	Gain margin	$R_L = 10 \text{ k}\Omega$	$C_L = 160 \text{ pF}$	25°C		7		dB

<sup>†</sup> Full range is 0°C to 70°C for the C suffix, -40°C to 125°C for the I and Q suffixes, and -55°C to 125°C for the M suffix.



### TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SLOS220J – JULY 1998 – REVISED FEBRUARY 2004

#### **TYPICAL CHARACTERISTICS**

#### **Table of Graphs**


			FIGURE
V <sub>IO</sub>	Input offset voltage	vs Common-mode input voltage	1, 2
I <sub>IB</sub>	Input bias current	vs Free-air temperature	3, 4
ΙΟ	Input offset current	vs Free-air temperature	3, 4
Vон	High-level output voltage	vs High-level output current	5, 6
VOL	Low-level output voltage	vs Low-level output current	7, 8
VO(PP)	Peak-to-peak output voltage	vs Frequency	9, 10
	Open-loop gain	vs Frequency	11, 12
	Phase	vs Frequency	11, 12
AVD	Differential voltage amplification	vs Load resistance	13
	Capacitive load	vs Load resistance	14
Z <sub>O</sub>	Output impedance	vs Frequency	15, 16
CMRR	Common-mode rejection ratio	vs Frequency	17
ksvr	Supply-voltage rejection ratio	vs Frequency	18, 19
	0 1	vs Supply voltage	20
lDD	Supply current	vs Free-air temperature	21
	Amplifier turnon characteristics		22
	Amplifier turnoff characteristics		23
	Supply current turnon		24
	Supply current turnoff		25
	Shutdown supply current	vs Free-air temperature	26
SR	Slew rate	vs Supply voltage	27
Vn	Equivalent input noise voltage	vs Frequency	28, 29
۷n	Equivalent input hoise voltage	vs Common-mode input voltage	30, 31
THD	Total harmonic distortion	vs Frequency	32, 33
THD+N	Total harmonic distortion plus noise	vs Peak-to-peak signal amplitude	34, 35
		vs Frequency	11, 12
φm	Phase margin	vs Load capacitance	36
		vs Free-air temperature	37
	0:1.1:11	vs Supply voltage	38
	Gain bandwidth product	vs Free-air temperature	39
	Large signal follower		40, 41
	Small signal follower		42, 43
	Inverting large signal		44, 45
	Inverting small signal		46, 47




SLOS220J - JULY 1998 - REVISED FEBRUARY 2004


#### TYPICAL CHARACTERISTICS

#### **INPUT OFFSET VOLTAGE COMMON-MODE INPUT VOLTAGE** 1 $V_{DD} = 3 V$ 8.0 T<sub>A</sub> = 25°C 0.6 V<sub>IO</sub>- Input Offset Voltage - mV 0.4 0.2 0 -0.2 -0.4 -0.6 -0.80.5 1.5 0 2.5 V<sub>ICR</sub> - Common-Mode Input Voltage - V Figure 1



#### INPUT BIAS AND INPUT OFFSET CURRENT





TEXAS INSTRUMENTS


IB and I IO - Input Bias and Input Offset Current - nA

### TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

HIGH-LEVEL OUTPUT VOLTAGE

#### TYPICAL CHARACTERISTICS



**HIGH-LEVEL OUTPUT CURRENT**  $V_{DD} = 5 V_{DC}$ 4.5 VOH - High-Level Output Voltage - V T<sub>A</sub> = -55°C 3.5 3 T<sub>A</sub> = 125°C 2.5 T<sub>A</sub> = 85°C  $T_A = 25^{\circ}C$ 1.5  $T_A = -40^{\circ}C$ 0.5 0 0 60 80 100 120 140 160 180 200 IOH - High-Level Output Current - mA


Figure 6

#### LOW-LEVEL OUTPUT CURRENT 3 $V_{DD} = 3 V_{DC}$ Vol - Low-Level Output Voltage - V 2.5 $T_A = -40^{\circ}C$ 2 T<sub>A</sub> = 25°C T<sub>A</sub> = 85°C 1.5 T<sub>A</sub> = 125°C 1 0.5 T<sub>A</sub> = −55°C 0 20 30 40 60 70

IOL - Low-Level Output Current - mA


Figure 7

LOW-LEVEL OUTPUT VOLTAGE



SLOS220J – JULY 1998 – REVISED FEBRUARY 2004

#### TYPICAL CHARACTERISTICS



#### **OPEN-LOOP GAIN AND PHASE**




Figure 11



SLOS220J – JULY 1998 – REVISED FEBRUARY 2004

#### TYPICAL CHARACTERISTICS

#### **OPEN-LOOP GAIN AND PHASE**





Figure 12

#### **DIFFERENTIAL VOLTAGE AMPLIFICATION**



**CAPACITIVE LOAD LOAD RESISTANCE** 





Figure 14




SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### TYPICAL CHARACTERISTICS



#### **COMMON-MODE REJECTION RATIO**






#### TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### **TYPICAL CHARACTERISTICS**








Figure 19





SLOS220J – JULY 1998 – REVISED FEBRUARY 2004

#### TYPICAL CHARACTERISTICS

#### **AMPLIFIER WITH A SHUTDOWN PULSE TURNON CHARACTERISTICS** 5 **Shutdown Pin** 4 3 V<sub>SD</sub> - Shutdown Voltage - V 2 0 **Amplifier Output** $V_{DD} = 5 V$ 2 $R_L = 10 \text{ k}\Omega$ $A_V = 1$ T<sub>A</sub> = 25°C 1 -1 -3 9 11 t – Time – $\mu$ s

Figure 22

#### **AMPLIFIER WITH A SHUTDOWN PULSE** TURNOFF CHARACTERISTICS 5 $V_{DD} = 5 V$ $R_L = 10 \text{ k}\Omega$ 4 **Shutdown Pin** $A_V = 1$ $T_A = 25^{\circ}C$ 3 V<sub>SD</sub> - Shutdown Voltage - V 2 0 **Amplifier Output** 3 2 1 0 -3 -5

t – Time –  $\mu$ s

Figure 23

### SUPPLY CURRENT WITH A SHUTDOWN PULSE TURNON CHARACTERISTICS




Figure 24



SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### TYPICAL CHARACTERISTICS

### TURNOFF SUPPLY CURRENT WITH A SHUTDOWN PULSE




Figure 25

#### SHUTDOWN SUPPLY CURRENT

#### FREE-AIR TEMPERATURE 3 IDD - Shutdown Supply Current - µA 2.5 $V_{DD} = 5 V$ 2 $V_1 = 2.5 \text{ V}$ 1.5 1 $V_{DD} = 3 V$ 0.5 $V_{1} = 1.5 \text{ V}$ 0 -0.5 -55 -35 -15 25 65 85 105 TA - Free-Air Temperature - °C

Figure 26

**SLEW RATE SUPPLY VOLTAGE** 1.8 1.75 1.7 SR+ SR - Slew Rate - V/ µs 1.65 1.6 1.55 SR-1.5 1.45  $V_{O(PP)} = 2 V$  $C_{L} = 160 \text{ pF}$ 1.4  $A_V = 1$  $R_L = 10 \text{ k}\Omega$ 1.35 T<sub>A</sub> = 25°C 1.3 4.5 2.5 3 3.5 4 5 5.5 6 V<sub>DD</sub> - Supply Voltage - V Figure 27



SLOS220J – JULY 1998 – REVISED FEBRUARY 2004

#### TYPICAL CHARACTERISTICS

#### **EQUIVALENT INPUT NOISE VOLTAGE FREQUENCY** 18 $V_{DD} = 3 V$ Equivalent Input Noise Voltage – nV/ √Hz $A_{V} = 10$ 17 $V_{I} = 1.5 V$ $T_A = 25^{\circ}C$ 16 15 14 13 12 11 10 100 1k 10k 100k f - Frequency - Hz








Figure 29

### EQUIVALENT INPUT NOISE VOLTAGE vs



### EQUIVALENT INPUT NOISE VOLTAGE vs





#### TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### TYPICAL CHARACTERISTICS





Figure 32



TOTAL HARMONIC DISTORTION PLUS NOISE






Figure 34

### TOTAL HARMONIC DISTORTION PLUS NOISE PEAK-TO-PEAK SIGNAL AMPLITUDE






Figure 35




SLOS220J – JULY 1998 – REVISED FEBRUARY 2004


#### TYPICAL CHARACTERISTICS





**PHASE MARGIN** 








#### TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN


SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### **TYPICAL CHARACTERISTICS**









SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### TYPICAL CHARACTERISTICS




Figure 44





Figure 45






Figure 47



### TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### PARAMETER MEASUREMENT INFORMATION




Figure 48

#### **APPLICATION INFORMATION**

#### driving a capacitive load

When the amplifier is configured in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series ( $R_{NULL}$ ) with the output of the amplifier, as shown in Figure 49. A minimum value of 20  $\Omega$  should work well for most applications.




Figure 49. Driving a Capacitive Load

#### offset voltage

The output offset voltage,  $(V_{OO})$  is the sum of the input offset voltage  $(V_{IO})$  and both input bias currents  $(I_{IB})$  times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 50. Output Offset Voltage Model



SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### **APPLICATION INFORMATION**

#### general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 51).




Figure 51. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 52. 2-Pole Low-Pass Sallen-Key Filter

#### TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### APPLICATION INFORMATION

#### shutdown function

Three members of the TLV246x family (TLV2460/3/5) have a shutdown terminal for conserving battery life in portable applications. When the shutdown terminal is tied low, the supply current is reduced to 0.3  $\mu$ A/channel, the amplifier is disabled, and the outputs are placed in a high impedance mode. To enable the amplifier, the shutdown terminal can either be left floating or pulled high. When the shutdown terminal is left floating, care should be taken to ensure that parasitic leakage current at the shutdown terminal does not inadvertently place the operational amplifier into shutdown. The shutdown terminal threshold is always referenced to  $V_{DD}/2$ . Therefore, when operating the device with split supply voltages (e.g.  $\pm 2.5$  V), the shutdown terminal needs to be pulled to  $V_{DD}-$  (not GND) to disable the operational amplifier.

The amplifier's output with a shutdown pulse is shown in Figures 22, 23, 24, and 25. The amplifier is powered with a single 5-V supply and configured as a noninverting configuration with a gain of 5. The amplifier turnon and turnoff times are measured from the 50% point of the shutdown pulse to the 50% point of the output waveform. The times for the single, dual, and guad are listed in the data tables.

#### circuit layout considerations

To achieve the levels of high performance of the TLV246x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all
  components with a low inductive ground connection. However, in the areas of the amplifier inputs and
  output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets Sockets can be used but are not recommended. The additional lead inductance in the socket pins
  will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
  is the best implementation.
- Short trace runs/compact part placements Optimum high performance is achieved when stray series
  inductance has been minimized. To realize this, the circuit layout should be made as compact as possible,
  thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of
  the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at
  the input of the amplifier.
- Surface-mount passive components Using surface-mount passive components is recommended for high
  performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
  surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
  size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
  inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
  kept as short as possible.



SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### **APPLICATION INFORMATION**

#### general power dissipation considerations

For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 53 and is calculated by the following formula:

$$\mathsf{P}_\mathsf{D} = \left(\frac{\mathsf{T}_\mathsf{MAX}^{-\mathsf{T}}\mathsf{A}}{\theta_\mathsf{JA}}\right)$$

Where:

P<sub>D</sub> = Maximum power dissipation of THS246x IC (watts)

T<sub>MAX</sub> = Absolute maximum junction temperature (150°C)


 $T_A$  = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

 $\theta_{JC}$  = Thermal coefficient from junction to case

 $\theta_{CA}$  = Thermal coefficient from case to ambient air (°C/W)

### MAXIMUM POWER DISSIPATION vs FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 53. Maximum Power Dissipation vs Free-Air Temperature

SLOS220J - JULY 1998 - REVISED FEBRUARY 2004

#### APPLICATION INFORMATION

#### macromodel information

Macromodel information provided was derived using Microsim  $Parts^{TM}$  Release 8, the model generation software used with Microsim  $PSpice^{TM}$ . The Boyle macromodel (see Note 2) and subcircuit in Figure 54 are generated using the TLV246x typical electrical and operating characteristics at  $T_A = 25^{\circ}C$ . Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 2: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Intergrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 54. Boyle Macromodels and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.



### TLV2460, TLV2461, TLV2462, TLV2463, TLV2464, TLV2465, TLV246xA FAMILY OF LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SLOS220J – JULY 1998 – REVISED FEBRUARY 2004

#### macromodel information (continued)

hlim 90 0 vlim 1K vln 0 92 dc 117	
iss 74 4 dc 18.850E–6 vlp 91 0 dc 117	
14 0 0 0 1 447	
j1 11 2 10 jx1 .model dx D(ls=800.00E–18)	
j1 11 2 10 jx1 .model dx D(ls=800.00E-18) j2 12 1 10 jx2 .model dy D(ls=800.00E-18 Rs=1m Cjo=10p) r2 72 9 100.00E3 .model jx1 NJF(ls=1.0000E-12 Beta=6.3239E-3 Vto=-1	
rd1 3 11 2.8964E3 .model jx2 NJF(ls=1.0000E-12 Beta=6.3239E-3 Vto=-1	=-1)
rd2 3 12 2.8964E3 .model s1x VSWITCH(Roff=1E8 Ron=1.0 Voff=2.5 Von= ro1 8 70 5.6000 .model s2x VSWITCH(Roff=1E8 Ron=1.0 Voff=0 Von=2	)  =U.U)
ro1 8 70 5.6000 .model s2x VSWITCH(Roff=1E8 Ron=1.0 Voff=0 Von=2 ro2 7 99 6.2000 .ends	1=2.3)

Figure 54. Boyle Macromodels and Subcircuit (Continued)





www.ti.com 4-Dec-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-0051201QHA	ACTIVE	CFP	U	10	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	0051201QHA TLV2460M	Samples
5962-0051203QHA	ACTIVE	CFP	U	10	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	0051203QHA TLV2461M	Samples
5962-0051205QHA	ACTIVE	CFP	U	10	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	0051205QHA TLV2462M	Samples
5962-0051206Q2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 0051206Q2A TLV2462A MFKB	Samples
5962-0051206QHA	ACTIVE	CFP	U	10	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	0051206QHA TLV2462AM	Samples
5962-0051206QPA	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	0051206QPA TLV2462AM	Samples
TLV2460AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2460AI	Samples
TLV2460AIP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2460AI	Samples
TLV2460CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	2460C	Samples
TLV2460CDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VAOC	Samples
TLV2460CDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VAOC	Samples
TLV2460CDBVTG4	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VAOC	Samples
TLV2460CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	2460C	Samples
TLV2460CDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	2460C	Samples
TLV2460CP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLV2460C	Samples
TLV2460ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24601	Samples
TLV2460IDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAOI	Samples
TLV2460IDBVRG4	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAOI	Samples





4-Dec-2021 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2460IDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAOI	Samples
TLV2460IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24601	Samples
TLV2460IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2460I	Samples
TLV2460MUB	ACTIVE	CFP	U	10	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	0051201QHA TLV2460M	Samples
TLV2461AID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2461AI	Samples
TLV2461AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2461AI	Samples
TLV2461AIP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2461AI	Samples
TLV2461CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	2461C	Samples
TLV2461CDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VAPC	Samples
TLV2461CDBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VAPC	Samples
TLV2461CDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VAPC	Samples
TLV2461CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	2461C	Samples
TLV2461CP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLV2461C	Samples
TLV2461ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24611	Samples
TLV2461IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAPI	Samples
TLV2461IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAPI	Samples
TLV2461IDBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAPI	Samples
TLV2461IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24611	Samples
TLV2461IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2461I	Samples
TLV2461MUB	ACTIVE	CFP	U	10	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	0051203QHA TLV2461M	Samples
TLV2462AID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2462AI	Samples





4-Dec-2021 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b> (4/5)	Samples
TLV2462AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2462AI	Samples
TLV2462AIDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2462AI	Samples
TLV2462AIP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2462AI	Samples
TLV2462AMFKB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 0051206Q2A TLV2462A MFKB	Samples
TLV2462AMJG	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	TLV2462AMJG	Samples
TLV2462AMJGB	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	0051206QPA TLV2462AM	Samples
TLV2462AMUB	ACTIVE	CFP	U	10	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	0051206QHA TLV2462AM	Samples
TLV2462AQD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	V2462A	Samples
TLV2462AQDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		V2462A	Samples
TLV2462AQDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		V2462A	Samples
TLV2462AQPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	V2462A	Samples
TLV2462AQPWRG4	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		V2462A	Samples
TLV2462CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	2462C	Samples
TLV2462CDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	2462C	Samples
TLV2462CDGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	0 to 70	AAI	Samples
TLV2462CDGKG4	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AAI	Samples
TLV2462CDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	0 to 70	AAI	Samples
TLV2462CDGKRG4	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AAI	Samples
TLV2462CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	2462C	Samples





4-Dec-2021 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2462CDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	2462C	Samples
TLV2462CP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLV2462CP	Samples
TLV2462CPE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLV2462CP	Samples
TLV2462ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24621	Samples
TLV2462IDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24621	Samples
TLV2462IDGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	AAJ	Samples
TLV2462IDGKG4	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AAJ	Samples
TLV2462IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	AAJ	Samples
TLV2462IDGKRG4	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AAJ	Samples
TLV2462IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24621	Samples
TLV2462IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2462IP	Samples
TLV2462MUB	ACTIVE	CFP	U	10	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	0051205QHA TLV2462M	Samples
TLV2462QPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	V2462Q	Samples
TLV2462QPWRG4	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		V2462Q	Samples
TLV2463AIDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2463AI	Samples
TLV2463AMJ	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	TLV2463AMJ	Samples
TLV2463CD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV2463C	Samples
TLV2463CDGS	ACTIVE	VSSOP	DGS	10	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AAK	Samples
TLV2463CDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AAK	Samples
TLV2463CDGSRG4	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AAK	Samples
TLV2463CDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV2463C	Samples





www.ti.com

4-Dec-2021

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2463CN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLV2463CN	Samples
TLV2463ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2463I	Samples
TLV2463IDGS	ACTIVE	VSSOP	DGS	10	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AAL	Samples
TLV2463IDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AAL	Samples
TLV2463IN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2463IN	Samples
TLV2464AID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2464AI	Samples
TLV2464AIDG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2464AI	Samples
TLV2464AIDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2464AI	Samples
TLV2464AIDRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2464AI	Samples
TLV2464AIN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2464AIN	Samples
TLV2464AIPW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY2464A	Samples
TLV2464AIPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY2464A	Samples
TLV2464CD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV2464C	Samples
TLV2464CDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV2464C	Samples
TLV2464CN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLV2464CN	Samples
TLV2464CNE4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLV2464CN	Samples
TLV2464CPW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV2464	Samples
TLV2464CPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV2464	Samples
TLV2464ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2464I	Samples
TLV2464IDG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2464I	Samples
TLV2464IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2464I	Samples

#### **PACKAGE OPTION ADDENDUM**

www.ti.com 4-Dec-2021

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2464IN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2464IN	Samples
TLV2464IPW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY2464	Samples
TLV2464IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY2464	Samples
TLV2464IPWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY2464	Samples
TLV2465CD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV2465C	Samples
TLV2465CDR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV2465C	Samples
TLV2465CPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	2465C	Samples
TLV2465ID	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2465I	Samples
TLV2465IDR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2465I	Samples
TLV2465IN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2465IN	Samples
TLV2465IPW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24651	Samples
TLV2465IPWG4	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24651	Samples
TLV2465IPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	24651	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

www.ti.com 4-Dec-2021

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## OTHER QUALIFIED VERSIONS OF TLV2460A, TLV2460A, TLV2460M, TLV2461A, TLV2461A, TLV2461M, TLV2462A, TLV2462AM, TLV2462AM, TLV2463AM, TLV2463AM, TLV2464A :

- Catalog: TLV2460, TLV2461, TLV2462A, TLV2462, TLV2463A
- Automotive: TLV2460A-Q1, TLV2461A-Q1, TLV2462-Q1, TLV2462A-Q1, TLV2462A-Q1, TLV2463A-Q1, TLV2463A-Q1, TLV2463A-Q1, TLV2463A-Q1
- Enhanced Product : TLV2462A-EP, TLV2462A-EP, TLV2464A-EP
- Military: TLV2460M, TLV2461M, TLV2462M, TLV2462AM, TLV2463AM

#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications



www.ti.com 5-Jan-2022


#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2460AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2460CDBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV2460CDBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV2460CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2460IDBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV2460IDBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV2460IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2461AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2461CDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV2461CDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV2461CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2461IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV2461IDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV2461IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2462AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2462AQPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLV2462AQPWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLV2462CDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



## **PACKAGE MATERIALS INFORMATION**

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2462CDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2462CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2462IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2462IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2462IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2462QPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLV2462QPWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLV2463AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2463CDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2463CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2463IDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2464AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2464AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV2464CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2464CPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV2464IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2464IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV2465CDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TLV2465CPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV2465IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TLV2465IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2460AIDR	SOIC	D	8	2500	340.5	336.1	25.0
TLV2460CDBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TLV2460CDBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TLV2460CDR	SOIC	D	8	2500	340.5	336.1	25.0
TLV2460IDBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TLV2460IDBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TLV2460IDR	SOIC	D	8	2500	340.5	336.1	25.0
TLV2461AIDR	SOIC	D	8	2500	340.5	336.1	25.0
TLV2461CDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV2461CDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV2461CDR	SOIC	D	8	2500	340.5	336.1	25.0
TLV2461IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV2461IDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV2461IDR	SOIC	D	8	2500	340.5	336.1	25.0
TLV2462AIDR	SOIC	D	8	2500	340.5	336.1	25.0
TLV2462AQPWR	TSSOP	PW	8	2000	853.0	449.0	35.0
TLV2462AQPWRG4	TSSOP	PW	8	2000	853.0	449.0	35.0
TLV2462CDGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
TLV2462CDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV2462CDR	SOIC	D	8	2500	340.5	336.1	25.0



## **PACKAGE MATERIALS INFORMATION**

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2462IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV2462IDGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
TLV2462IDR	SOIC	D	8	2500	340.5	336.1	25.0
TLV2462QPWR	TSSOP	PW	8	2000	853.0	449.0	35.0
TLV2462QPWRG4	TSSOP	PW	8	2000	853.0	449.0	35.0
TLV2463AIDR	SOIC	D	14	2500	350.0	350.0	43.0
TLV2463CDGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
TLV2463CDR	SOIC	D	14	2500	350.0	350.0	43.0
TLV2463IDGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
TLV2464AIDR	SOIC	D	14	2500	340.5	336.1	32.0
TLV2464AIPWR	TSSOP	PW	14	2000	853.0	449.0	35.0
TLV2464CDR	SOIC	D	14	2500	340.5	336.1	32.0
TLV2464CPWR	TSSOP	PW	14	2000	853.0	449.0	35.0
TLV2464IDR	SOIC	D	14	2500	340.5	336.1	32.0
TLV2464IPWR	TSSOP	PW	14	2000	853.0	449.0	35.0
TLV2465CDR	SOIC	D	16	2500	350.0	350.0	43.0
TLV2465CPWR	TSSOP	PW	16	2000	853.0	449.0	35.0
TLV2465IDR	SOIC	D	16	2500	350.0	350.0	43.0
TLV2465IPWR	TSSOP	PW	16	2000	853.0	449.0	35.0



www.ti.com 5-Jan-2022

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-0051206Q2A	FK	LCCC	20	1	506.98	12.06	2030	NA
TLV2460AIP	Р	PDIP	8	50	506	13.97	11230	4.32
TLV2460CD	D	SOIC	8	75	507	8	3940	4.32
TLV2460CD	D	SOIC	8	75	505.46	6.76	3810	4
TLV2460CP	Р	PDIP	8	50	506	13.97	11230	4.32
TLV2460ID	D	SOIC	8	75	505.46	6.76	3810	4
TLV2460ID	D	SOIC	8	75	507	8	3940	4.32
TLV2460IP	Р	PDIP	8	50	506	13.97	11230	4.32
TLV2461AID	D	SOIC	8	75	505.46	6.76	3810	4
TLV2461AID	D	SOIC	8	75	507	8	3940	4.32
TLV2461AIP	Р	PDIP	8	50	506	13.97	11230	4.32
TLV2461CD	D	SOIC	8	75	505.46	6.76	3810	4
TLV2461CD	D	SOIC	8	75	507	8	3940	4.32
TLV2461CP	Р	PDIP	8	50	506	13.97	11230	4.32
TLV2461ID	D	SOIC	8	75	507	8	3940	4.32
TLV2461ID	D	SOIC	8	75	505.46	6.76	3810	4
TLV2461IP	Р	PDIP	8	50	506	13.97	11230	4.32
TLV2462AID	D	SOIC	8	75	505.46	6.76	3810	4
TLV2462AID	D	SOIC	8	75	507	8	3940	4.32
TLV2462AIP	Р	PDIP	8	50	506	13.97	11230	4.32
TLV2462AMFKB	FK	LCCC	20	1	506.98	12.06	2030	NA
TLV2462AQD	D	SOIC	8	75	507	8	3940	4.32
TLV2462AQDG4	D	SOIC	8	75	507	8	3940	4.32
TLV2462CD	D	SOIC	8	75	505.46	6.76	3810	4
TLV2462CD	D	SOIC	8	75	507	8	3940	4.32
TLV2462CDG4	D	SOIC	8	75	505.46	6.76	3810	4
TLV2462CDG4	D	SOIC	8	75	507	8	3940	4.32
TLV2462CDGK	DGK	VSSOP	8	80	330	6.55	500	2.88




## **PACKAGE MATERIALS INFORMATION**

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLV2462CDGKG4	DGK	VSSOP	8	80	330	6.55	500	2.88
TLV2462CP	Р	PDIP	8	50	506	13.97	11230	4.32
TLV2462CPE4	Р	PDIP	8	50	506	13.97	11230	4.32
TLV2462ID	D	SOIC	8	75	507	8	3940	4.32
TLV2462ID	D	SOIC	8	75	505.46	6.76	3810	4
TLV2462IDG4	D	SOIC	8	75	507	8	3940	4.32
TLV2462IDG4	D	SOIC	8	75	505.46	6.76	3810	4
TLV2462IDGK	DGK	VSSOP	8	80	330	6.55	500	2.88
TLV2462IDGKG4	DGK	VSSOP	8	80	330	6.55	500	2.88
TLV2462IP	Р	PDIP	8	50	506	13.97	11230	4.32
TLV2463CD	D	SOIC	14	50	505.46	6.76	3810	4
TLV2463CN	N	PDIP	14	25	506	13.97	11230	4.32
TLV2463ID	D	SOIC	14	50	505.46	6.76	3810	4
TLV2463IN	N	PDIP	14	25	506	13.97	11230	4.32
TLV2464AID	D	SOIC	14	50	507	8	3940	4.32
TLV2464AID	D	SOIC	14	50	505.46	6.76	3810	4
TLV2464AIDG4	D	SOIC	14	50	507	8	3940	4.32
TLV2464AIDG4	D	SOIC	14	50	505.46	6.76	3810	4
TLV2464AIN	N	PDIP	14	25	506	13.97	11230	4.32
TLV2464AIPW	PW	TSSOP	14	90	530	10.2	3600	3.5
TLV2464CD	D	SOIC	14	50	505.46	6.76	3810	4
TLV2464CD	D	SOIC	14	50	507	8	3940	4.32
TLV2464CN	N	PDIP	14	25	506	13.97	11230	4.32
TLV2464CNE4	N	PDIP	14	25	506	13.97	11230	4.32
TLV2464CPW	PW	TSSOP	14	90	530	10.2	3600	3.5
TLV2464ID	D	SOIC	14	50	507	8	3940	4.32
TLV2464IDG4	D	SOIC	14	50	507	8	3940	4.32
TLV2464IN	N	PDIP	14	25	506	13.97	11230	4.32
TLV2464IPW	PW	TSSOP	14	90	530	10.2	3600	3.5
TLV2465CD	D	SOIC	16	40	505.46	6.76	3810	4
TLV2465ID	D	SOIC	16	40	505.46	6.76	3810	4
TLV2465IN	N	PDIP	16	25	506	13.97	11230	4.32
TLV2465IPW	PW	TSSOP	16	90	530	10.2	3600	3.5
TLV2465IPWG4	PW	TSSOP	16	90	530	10.2	3600	3.5



CERAMIC FLATPACK



- 1. All linear dimensions are in inches. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.



## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

## D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



## D (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### JG (R-GDIP-T8)

#### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

## P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated