- Low Supply-Voltage Range, 1.8 V to 3.6 V
- Ultralow Power Consumption Active Mode: 220 μA at 1 MHz, 2.2 V Standby Mode: 0.9 μA

Off Mode (RAM Retention): 0.1 μA

- Five Power-Saving Modes
- Wake-Up From Standby Mode in Less Than 6 μs
 - Internal Very Low Power, Low-Frequency Oscillator
- 16-Bit RISC Architecture,
 125-ns Instruction Cycle Time
- 16-Bit Timer_A With Three Capture/Compare Registers
- 16-Bit Timer_A With Five Capture/Compare Registers
- Two Universal Serial Communication Interfaces (USCIs) USCI A0
 - Enhanced UART Supporting Auto-Baudrate Detection
 - IrDA Encoder and Decoder
 - Synchronous SPI

USCI B0

- I2C
- Synchronous SPI
- Supply Voltage Supervisor/Monitor With Programmable Level Detection

- Integrated LCD Driver With Contrast Control for Up to 144 Segments
- Basic Timer With Real Time Clock Feature
- Brownout detector
- On-Chip Comparator for Analog Signal Compare Function or Slope A/D
- 10-Bit 200-ksps Analog-to-Digital (A/D) Converter With Internal Reference, Sample-and-Hold, Autoscan, and Data Transfer Controller
- Serial Onboard Programming,
 No External Programming Voltage Needed
 Programmable Code Protection by Security
 Fuse
- Bootstrap Loader
- On-Chip Emulation Module
- Family Members Include:

MSP430F4152: 16KB+256B Flash Memory

512B RAM

MSP430F4132: 8KB+256B Flash Memory

512B RAM

- Available in 64-Pin QFP Package and 48-Pin QFN Package (See Available Options)
- For Complete Module Descriptions, See The MSP430x4xx Family User's Guide, Literature Number SLAU056

description

The Texas Instruments MSP430 family of ultralow-power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generator that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6 µs.

The MSP430F41x2 is a microcontroller configuration with two 16-bit timers, a basic timer with a real-time clock, a 10-bit A/D converter, a versatile analog comparator, two universal serial communication interfaces, up to 48 I/O pins, and a liquid crystal display driver.

Typical applications for this device include analog and digital sensor systems, remote controls, thermostats, digital timers, hand-held meters, etc.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. These devices have limited built-in ESD protection.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



AVAILABLE OPTIONS†

_	PACKAGED DEVICES [‡]				
TA	PLASTIC 64-PIN QFP (PM)	PLASTIC 48-PIN QFN (RGZ)			
4000 +- 0500	MSP430F4152IPM	MSP430F4152IRGZ			
-40°C to 85°C	MSP430F4132IPM	MSP430F4132IRGZ			

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

DEVELOPMENT TOOL SUPPORT


All MSP430 microcontrollers include an Embedded Emulation Module (EEM) allowing advanced debugging and programming through easy to use development tools. Recommended hardware options include the following:

- Debugging and Programming Interface
 - MSP-FET430UIF (USB)
 - MSP-FET430PIF (Parallel Port)
- Debugging and Programming Interface with Target Board
 - MSP-FET430U64A (PM package)
- Production Programmer
 - MSP-GANG430




[‡] Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

pin designation, MSP430F41x2IPM (QFP)




pin designation, MSP430F41x2IRGZ (QFN)†



[†] "Not available" pins in the 48-pin package should be initialized to output direction.

functional block diagram



NOTE: The USCI A0 and USCI B0 cannot be used in the 48-pin package options (RGZ).

Terminal Functions

TERMINAL							
	N	О.	1/0	DESCRIPTION			
NAME	64 PIN	48 PIN	,, 5				
P1.0/TA0.0/S31	53	37	I/O	General-purpose digital I/O pin Timer0_A3, capture: CCl0A input, compare: Out0 output LCD segment output			
P1.1/TA0.0/ MCLK/S30	52	36	I/O	General-purpose digital I/O pin Timer0_A3, capture: CCI0B input MCLK signal output LCD segment output			
P1.2/TA0.1/S29	51	-	I/O	General-purpose digital I/O pin Timer0_A3, capture: CCI1A input, compare: Out1 output LCD segment output			
P1.3/TA1.0/ SVSOUT/S28	50	-	I/O	General-purpose digital I/O pin Timer1_A5, capture: CCl0B input SVS comparator output LCD segment output			
P1.4/TA1.0/S27	49	-	I/O	General-purpose digital I/O pin/ Timer1_A5, capture: CCl0A input, compare: Out0 output LCD segment output			
P1.5/TA0CLK/ CAOUT/S26	48	35	I/O	General-purpose digital I/O pin Timer0_A3, clock signal TACLK input Comparator_A output LCD segment output			
P1.6/ACLK/CA0	47	34	I/O	General-purpose digital I/O pin Comparator_A input 0 ACLK signal output			
P1.7/TA0CLK CAOUT/CA1	46	33	I/O	General-purpose digital I/O pin Timer0_A3, clock signal TACLK input Comparator_A output Comparator_A input 1			
P2.0/TA1.1/S15	27	23	I/O	General-purpose digital I/O pin Timer1_A5, compare: Out1 Output LCD segment output			
P2.1/TA1.2/S14	26	22	I/O	General-purpose digital I/O pin Timer1_A5, compare: Out2 Output LCD segment output			
P2.2/TA1.3/S13	25	21	I/O	General-purpose digital I/O pin Timer1_A5, compare: Out3 Output LCD segment output			
P2.3/TA1.4/S12	24	20	I/O	General-purpose digital I/O pin Timer1_A5, compare: Out4 output LCD segment output			
P2.4/S11	23	19	I/O	General-purpose digital I/O pin LCD segment output			
P2.5/S10	22	18	I/O	General-purpose digital I/O pin LCD segment output			
P2.6/S9	21	17	I/O	General-purpose digital I/O pin LCD segment output			
P2.7/S8	20	16	I/O	General-purpose digital I/O pin LCD segment output			



Terminal Functions (continued)

TERMIN	IAL						
	N	0.	1/0	DESCRIPTION			
NAME	64 PIN	48 PIN] "/	DECOMM HON			
P3.0/TA1.2/S23	35	-	I/O	General-purpose digital I/O pin Timer1_A5, capture: CCI2A input, compare: Out2 output LCD segment output			
P3.1/TA1.3/S22	34	-	I/O	General-purpose digital I/O pin Timer1_A5, capture: CCl3A input, compare: Out3 output LCD segment output			
P3.2/TA1.4/S21	33	-	I/O	General-purpose digital I/O pin Timer1_A5, capture: CCl4A input, compare: Out4 output LCD segment output			
P3.3/TA0.0/ TA1CLK/S20	32	-	I/O	General-purpose digital I/O pin Timer0_A3, compare: Out0 output Timer1_A5, clock signal TACLK input LCD segment output			
P3.4/CAOUT/S19	31	24	I/O	General-purpose digital I/O pin Comparator_A output LCD segment output			
P3.5/S18	30	-	I/O	General-purpose digital I/O pin LCD segment output			
P3.6/S17	29	-	I/O	General-purpose digital I/O pin LCD segment output			
P3.7/S16	28	-	I/O	General-purpose digital I/O pin LCD segment output			
P4.0/S7	19	15	I/O	General-purpose digital I/O pin LCD segment output			
P4.1/S6	18	14	I/O	General-purpose digital I/O pin LCD segment output			
P4.2/S5	17	13	I/O	General-purpose digital I/O pin LCD segment output			
P4.3/S4	16	12	I/O	General-purpose digital I/O pin LCD segment output			
P4.4/S3	15	11	I/O	General-purpose digital I/O pin LCD segment output			
P4.5/S2	14	10	I/O	General-purpose digital I/O pin LCD segment output			
P4.6/S1	13	9	I/O	General-purpose digital I/O pin LCD segment output			
P4.7/ADC10CLK/ S0	12	8	I/O	General-purpose digital I/O pin ADC10, conversion clock LCD segment output			
P5.0/TA1.1/S24	44	-	I/O	General-purpose digital I/O pin Timer1_A5, capture: CCl1A input, compare: Out1 output LCD segment output			
LCDCAP/R33	43	32	I/O	Capacitor connection for LCD charge pump input port of the most positive analog LCD level (V4)			
P5.1/R23	42	31	I/O	General-purpose digital I/O pin input port of the second most positive analog LCD level (V3)			
P5.2/LCDREF/ R13	41	30	I/O	General-purpose digital I/O pin External LCD reference voltage input input port of the third most positive analog LCD level (V3 or V2)			



Terminal Functions (continued)

TERMIN	NAL				
	N	Ο.	1/0	DESCRIPTION	
NAME	64 PIN	48 PIN	1/0	DESCRIPTION	
P5.3/R03	40	29	I/O	General-purpose digital I/O pin input port of the fourth most positive analog LCD level (V1)	
P5.4/COM3	39	28	I/O	General-purpose digital I/O pin common output, COM0-3 are used for LCD backplanes	
P5.5/COM2	38	27	I/O	General-purpose digital I/O pin common output, COM0-3 are used for LCD backplanes	
P5.6/COM1	37	26	I/O	General-purpose digital I/O pin common output, COM0-3 are used for LCD backplanes	
P5.7/COM0	36	25	I/O	General-purpose digital I/O pin common output, COM0-3 are used for LCD backplanes	
P6.0/TA1.2/A2 [†] / CA4	63	47	I/O	General-purpose digital I/O pin Timer1_A5, compare: Out2 output ADC10 analog input A2 [†] Comparator_A input 4	
P6.1/ UCB0SOMI [†] / UCB0SCL [†]	1	1	I/O	General-purpose digital I/O pin USCI B0 slave out/master in in SPI mode, SCL I ² C clock in I ² C mode [†]	
P6.2/ UCB0SIMO [†] / UCB0SDA [†]	2	2	I/O	General-purpose digital I/O pin USCI B0 slave in/master out in SPI mode, SDA I ² C data in I ² C mode [†]	
P6.3/UCB0STE/ UCA0CLK/A3/ CA5/V _{eref-} /V _{ref-}	3	,	I/O	General-purpose digital I/O pin USCI B0 slave transmit enable/USCI A0 clock input/output ADC10 analog input A3 / negative reference Comparator_A input 5	
P6.4/UCB0CLK/ UCA0STE/A4/ CA6/V _{eref+} /V _{ref+}	4	-	I/O	General-purpose digital I/O pin USCI B0 clock input/output, USCI A0 slave transmit enable ADC10 analog input A4/ positive reference Comparator_A input 6	
P6.5/UCA0RXD/ UCA0SOMI/A5	5	-	I/O	General-purpose digital I/O pin USCI A0 receive data input in UART mode, slave data out/master in in SPI mode ADC10 analog input A5	
P6.6/UCA0TXD/ UCA0SIMO/A6	6	-	I/O	General-purpose digital I/O pin USCI A0 transmit data output in UART mode, slave data in/master out SPI mode ADC10 analog input A6	
P6.7/A7/CA7/ SVSIN	11	7	I/O	General-purpose digital I/O pin ADC10 analog input A7 Comparator_A input 7 SVS input	
P7.0/TDO/TDI/ S32	54	38	I/O	General-purpose digital I/O pin JTAG test data output terminal or test data input in programming an test LCD segment output	
P7.1/TDI/TCLK/ S33	55	39	I/O	General-purpose digital I/O pin JTAG test data input or test clock input in programming an test LCD segment output	
P7.2/TMS/S34	56	40	I/O	General-purpose digital I/O pin JTAG test mode select, input terminal for device programming and test LCD segment output	

^{† 64-}pin package devices only



Terminal Functions (continued)

TERMIN	IAL				
	N	0.	I/O	DESCRIPTION	
NAME	64 PIN	48 PIN	1/0	DESCRIPTION	
P7.3/TCK/S35	57	41	I/O	General-purpose digital I/O pin Test clock input for device programming and test LCD segment output	
P7.4/TA1.4/ A0/CA2	60	44	I/O	General-purpose digital I/O pin Timer1_A5, capture: CCI4B input, compare: Out4 output ADC10 analog input A0 Comparator_A input 2	
P7.5/TA1.3/ A1/CA3	61	45	I/O	General-purpose digital I/O pin Timer1_A5, capture: CCl3B input, compare: Out3 output ADC10 analog input A1 Comparator_A input 3	
P7.6/TA0.2/S25	45	-	I/O	General-purpose digital I/O pin Timer0_A3, capture: CCI2A input, compare: Out2 output LCD segment output	
AV_{CC}	64	48		Analog supply voltage, positive terminal	
AV _{SS}	62	46		Analog supply voltage, negative terminal	
DV _{CC}	7	3		Digital supply voltage, positive terminal. Supplies all digital parts.	
DV _{SS}	10	6		Digital supply voltage, negative terminal. Supplies all digital parts.	
XOUT	9	5	0	Output port for crystal oscillator XT1. Standard or watch crystals can be connected.	
XIN	8	4	- 1	Input port for crystal oscillator XT1. Standard or watch crystals can be connected.	
RST/NMI/ SBWTDIO	58	42	I	Reset or nonmaskable interrupt input Spy-Bi-Wire test data input/output during programming and test	
TEST/SBWTCLK	59	43	ı	Selects test mode for JTAG pins on Port7. The device protection fuse is connected to TEST.	
Thermal Pad	NA	NA	NA	QFN package pad (RGZ package only). Connection to DV _{SS} is recommended.	

short-form description

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses and can be handled with all instructions.

instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; Table 2 shows the address modes.



Table 1. Instruction Word Formats

Dual operands, source-destination	e.g., ADD R4,R5	R4 + R5> R5
Single operands, destination only	e.g., CALL R8	PC>(TOS), R8> PC
Relative jump, un/conditional	e.g., JNE	Jump-on-equal bit = 0

Table 2. Address Mode Descriptions

ADDRESS MODE	s	D	SYNTAX	EXAMPLE	OPERATION
Register	•	•	MOV Rs,Rd	MOV R10,R11	R10 -> R11
Indexed	•	•	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)> M(6+R6)
Symbolic (PC relative)	ive) • •		MOV EDE,TONI		M(EDE)> M(TONI)
Absolute	•	•	MOV & MEM, & TCDAT		M(MEM) -> M(TCDAT)
Indirect	•		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10)> M(Tab+R6)
Indirect autoincrement			MOV @Rn+,Rm	MOV @R10+,R11	M(R10)> R11 R10 + 2> R10
Immediate	•	● MOV #X,TONI		MOV #45,TONI	#45> M(TONI)

NOTE: S = source, D = destination



operating modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active
 - FLL+ loop control remains active
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - ACLK and SMCLK remain active
 - FLL+ loop control is disabled
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK, FLL+ loop control, and DCOCLK are disabled
 - DCO's dc generator remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK, FLL+ loop control, and DCOCLK are disabled
 - DCO's dc generator is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK, FLL+ loop control, and DCOCLK are disabled
 - DCO's dc generator is disabled
 - Crystal oscillator is stopped



interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the address range 0xFFFF to 0xFFC0. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

If the reset vector (located at address 0xFFFE) contains 0xFFFF (e.g., flash is not programmed), the CPU goes into LPM4 immediately after power-up.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Flash Memory PC Out-of-Range (see Note 4)	PORIFG RSTIFG WDTIFG KEYV (see Note 1)	Reset	0xFFFE	15, highest
NMI Oscillator Fault Flash Memory Access Violation	NMIIFG (see Notes 1 and 3) OFIFG (see Notes 1 and 3) ACCVIFG (see Notes 1, 2, and 4)	(Non)maskable (Non)maskable (Non)maskable	0xFFFC	14
Timer_A5	TA1CCR0 CCIFG0 (see Note 2)	Maskable	0xFFFA	13
Timer_A5	TA1CCR1 to TACCR4 CCIFGs, and TAIFG (see Notes 1 and 2)	Maskable	0xFFF8	12
Comparator_A+	CAIFG	Maskable	0xFFF6	11
Watchdog Timer+	WDTIFG	Maskable	0xFFF4	10
USCI_A0/B0 Receive	UCA0RXIFG (see Note 1), UCB0RXIFG (SPI mode), or UCB0STAT UCALIFG, UCNACKIFG, UCSTTIFG, UCSTPIFG (I2C mode) (see Note 1)	Maskable	0xFFF2	9
USCI_A0/B0 Transmit	UCA0TXIFG (see Note 1), UCB0TXIFG (SPI mode), or UCB0RXIFG and UCB0TXIFG (I2C mode) (see Note 1)	Maskable	0xFFF0	8
ADC10	ADC10IFG (see Note 2)	Maskable	0xFFEE	7
Timer_A3	TACCR0 CCIFG0 (see Note 2)	Maskable	0xFFEC	6
Timer_A3	TACCR1 CCIFG1 and TACCR2 CCIFG2, TAIFG (see Notes 1 and 2)	Maskable	0xFFEA	5
I/O Port P1 (Eight Flags)	P1IFG.0 to P1IFG.7 (see Notes 1 and 2)	Maskable	0xFFE8	4
			0xFFE6	3
			0xFFE4	2
I/O Port P2 (Eight Flags)	P2IFG.0 to P2IFG.7 (see Notes 1 and 2)	Maskable	0xFFE2	1
Basic Timer1/RTC	BTIFG	Maskable	0xFFE0	0, lowest

- NOTES: 1. Multiple source flags
 - 2. Interrupt flags are located in the module.
 - 3. A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh). (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.
 - 4. Access and key violations, KEYV and ACCVIFG.



special function registers

Most interrupt and module-enable bits are collected in the lowest address space. Special-function register bits not allocated to a functional purpose are not physically present in the device. This arrangement provides simple software access.

interrupt enable 1 and 2

Address

Address	7	6	5	4	3	2	1	0		
00h			ACCVIE	NMIIE			OFIE	WDTIE		
			rw-0	rw-0			rw-0	rw-0		
WDTIE		Watchdog timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer is configured in interval timer mode.								
OFIE	Oscill	Oscillator fault enable								
NMIIE	(Non)	(Non)maskable interrupt enable								
ACCVIE	Flash	access vio	lation interru	upt enable						

01h	BTIE		UCB0TXIE	UCB0RXIE	UCA0TXIE	UCA0RXIE
-	rw-0		rw-0	rw-0	rw-0	rw-0

UCA0RXIE USCI_A0 receive interrupt enable
UCA0TXIE USCI_A0 transmit interrupt enable
UCB0RXIE USCI_B0 receive interrupt enable
UCB0TXIE USCI_B0 transmit interrupt enable
BTIE Basic timer interrupt enable

TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

MSP430F41x2 MIXED SIGNAL MICROCONTROLLER

SLAS648E - APRIL 2009 - REVISED MARCH 2011

interrupt flag register 1 and 2

Address	7	6	5	4	3	2	1	0
02h				NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG
		_	<u> </u>	rw-0	rw-(0)	rw-(1)	rw-1	rw-(0)

WDTIFG Set on watchdog timer overflow (in watchdog mode) or security key violation.

Reset on V_{CC} power-up or a reset condition at RST/NMI pin in reset mode.

OFIFG Flag set on oscillator fault

RSTIFG External reset interrupt flag. Set on a reset condition at RST/NMI pin in reset mode. Reset

on V_{CC} power-up.

PORIFG Power-on interrupt flag. Set on V_{CC} power-up.

NMIIFG Set via RST/NMI-pin

Address 7 2 1 4 3 0 UCB0 UCB0 UCA0 UCA0 03h **BTIFG TXIFG RXIFG TXIFG RXIFG** rw-0 rw-0 rw-1 rw-1 rw-0

UCA0RXIFG USCI_A0 receive interrupt flag
UCA0TXIFG USCI_A0 transmit interrupt flag
UCB0RXIFG USCI_B0 receive interrupt flag
UCB0TXIFG USCI_B0 transmit interrupt flag
BTIFG Basic Timer1 interrupt flag

Legend rw: Bit can be read and written.

rw-0,1: Bit can be read and written. It is Reset or set by PUC.rw-(0,1): Bit can be read and written. It is Reset or set by POR.

SFR bit is not present in device

memory organization

		MSP430F4152	MSP430F4132
Memory	Size	16KB	8KB
Main: interrupt vector	Flash	0FFFFh - 0FFE0h	0FFFFh - 0FFE0h
Main: code memory	Flash	0FFFFh - 0C000h	0FFFFh - 0E000h
Information memory	Size	256 Byte	256 Byte
	Flash	010FFh - 01000h	010FFh - 01000h
Boot memory	Size	1KB	1KB
	ROM	0FFFh - 0C00h	0FFFh - 0C00h
RAM	Size	512B 03FFh - 0200h	512B 03FFh - 0200h
Peripherals	16-bit	01FFh - 0100h	01FFh - 0100h
	8-bit	0FFh - 010h	0FFh - 010h
	8-bit SFR	0Fh - 00h	0Fh - 00h

bootstrap loader (BSL)

The MSP430 BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the *MSP430 Memory Programming User's Guide*, literature number SLAU265.

BSL FUNCTION	PM PACKAGE PINS	RGZ PACKAGE PINS
Data transmit	53 - P1.0	37 - P1.0
Data receive	52 - P1.1	36 - P1.1

flash memory (Flash)

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0 to n.
 Segments A to D are also called information memory.

MSP430F41x2 MIXED SIGNAL MICROCONTROLLER

SLAS648E - APRIL 2009 - REVISED MARCH 2011

peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the *MSP430x4xx Family User's Guide*, literature number SLAU056.

oscillator and system clock

The clock system in the MSP430F41x2 is supported by the FLL+ module that includes support for a 32768-Hz watch crystal oscillator, an internal very low-power low-frequency oscillator, an internal digitally-controlled oscillator (DCO), and an 8-MHz high-frequency crystal oscillator (XT1). The FLL+ clock module is designed to meet the requirements of both low system cost and low power consumption. The FLL+ features a digital frequency locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the watch crystal frequency. The internal DCO provides a fast turn-on clock source and stabilizes in less than 6 μs. The FLL+ module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal, a high-frequency crystal, or a very low-power LF oscillator
- Main clock (MCLK), the system clock used by the CPU
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, or ACLK/8

brownout, supply voltage supervisor

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off. The supply voltage supervisor (SVS) circuitry detects if the supply voltage drops below a user selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (SVM, the device is not automatically reset).

The CPU begins code execution after the brownout circuit releases the device reset. However, V_{CC} may not have ramped to $V_{CC(min)}$ at that time. The user must insure the default FLL+ settings are not changed until V_{CC} reaches $V_{CC(min)}$. If desired, the SVS circuit can be used to determine when V_{CC} reaches $V_{CC(min)}$.

digital I/O

There are seven 8-bit I/O ports implemented—ports P1 through P7. Port P7 is a 7-bit I/O port.

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Edge-selectable interrupt input capability for all the eight bits of ports P1 and P2.
- Read/write access to port-control registers is supported by all instructions.



watchdog timer (WDT+)

The primary function of the WDT+ module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

Basic Timer1 and Real-Time Clock (RTC)

The Basic Timer1 has two independent 8-bit timers which can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. The Basic Timer1 is extended to provide an integrated real-time clock (RTC). An internal calendar compensates for month with less than 31 days and includes leap year correction.

LCD_A driver with regulated charge pump

The LCD_A driver generates the segment and common signals required to drive an LCD display. The LCD_A controller has dedicated data memory to hold segment drive information. Common and segment signals are generated as defined by the mode. Static, 2-MUX, 3-MUX, and 4-MUX LCDs are supported by this peripheral. The module can provide a LCD voltage independent of the supply voltage via an integrated charge pump. Furthermore it is possible to control the level of the LCD voltage and thus contrast in software.

Timer0_A3

Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

	TIMER_A3 SIGNAL CONNECTIONS								
INPUT PIN	INPUT PIN NUMBER		MODULE	MODULE	MODULE	OUTPUT PI	N NUMBER		
PM	RGZ	SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	PM	RGZ		
48 - P1.5 46 - P1.7	35 - P1.5 33 - P1.7	TA0CLK	TACLK						
		ACLK	ACLK	Timer	NA				
		SMCLK	SMCLK						
48 - P1.5	35 - P1.5	TA0CLK	TACLK						
53 - P1.0	37 - P1.0	TA0.0	CCI0A			53 - P1.0	37 - P1.0		
52 - P1.1	36 - P1.1	TA0.0	CCI0B	0000	T4.0	32 - P3.3	-		
		DV _{SS}	GND	CCR0	TA0	TAU			
		DV _{CC}	V _{CC}						
51 - P1.2	-	TA0.1	CCI1A			51 - P1.2			
		CAOUT (internal)	CCI1B	0004		ADC10 (internal)	ADC10 (internal)		
		DV _{SS}	GND	CCR1	TA1				
		DV _{CC}	V _{CC}						
45 - P7.6	-	TA0.2	CCI2A			45 - P7.6	-		
		ACLK (internal)	CCI2B	0000	TA2				
		DV _{SS}	GND	CCR2					
		DV _{CC}	V _{CC}						

Timer1_A5

Timer_A5 is a 16-bit timer/counter with five capture/compare registers. Timer_A5 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A5 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

			TIMER_A5 SIGN	AL CONNECTIO	ONS		
INPUT PIN	NUMBER	DEVICE INPUT	MODULE	MODULE	MODULE	OUTPUT PI	N NUMBER
PM	RGZ	SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	PM	RGZ
32 - P3.3	-	TA1CLK	TACLK				
		ACLK	ACLK	_			
		SMCLK	SMCLK	Timer	NA		
32 - P3.3	-	TA1CLK	TACLK				
49 - P1.4	-	TA1.0	CCI0A			49 - P1.4	-
50 - P1.3	-	TA1.0	CCI0B			ADC10 (internal)	ADC10 (internal)
		DV _{SS}	GND	CCR0	TA0		
		DV _{CC}	V _{CC}				
44 - P5.0	-	TA1.1	CCI1A		TA1	44 - P5.0	-
		CAOUT (internal)	CCI1B	227		27 - P2.0	23 - P2.0
		DV _{SS}	GND	CCR1		ADC10 (internal)	ADC10 (internal)
		DV _{CC}	V _{CC}				
35 - P3.0	-	TA1.2	CCI2A			35 - P3.0	-
		ACLK (internal)	CCI2B	2072		26 - P2.1	22 - P2.1
		DV _{SS}	GND	CCR2	TA2	63 - P6.0	47 - P6.0
		DV _{CC}	V _{CC}				
34 - P3.1	-	TA1.3	CCI3A			34 - P3.1	-
61 - P7.5	45 - P7.5	TA1.3	CCI3B	2072		25 - P2.2	21 - P2.2
		DV _{SS}	GND	CCR3	TA3	61 - P7.5	45 - P7.5
		DV _{CC}	V _{CC}				
33 - P3.2	-	TA1.4	CCI4A			33 - P3.2	-
60 - P7.4	44 - P7.4	TA1.4	CCI4B	0004		24 - P2.3	20 - P2.3
		DV _{SS}	GND	CCR4	TA4	60 - P7.4	44 - P7.4
		DV _{CC}	V_{CC}				

universal serial communication interface (USCI) (USCI A0, USCI B0)

The USCI module is used for serial data communication. The USCI module supports synchronous communication protocols like SPI (3 or 4 pin), I2C and asynchronous communication protocols like UART, enhanced UART with automatic baudrate detection (LIN), and IrDA.

USCI_A0 provides support for SPI (3 or 4 pin), UART, enhanced UART, and IrDA.

USCI B0 provides support for SPI (3 or 4 pin) and I2C.

Comparator_A+

The primary function of the comparator_A+ module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.



ADC₁₀

The ADC10 module supports fast 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator, and data transfer controller (DTC) for automatic conversion result handling, allowing ADC samples to be converted and stored without any CPU intervention.

peripheral file map

PERIPHERALS WITH WORD ACCESS						
Watchdog	Watchdog timer control	WDTCTL	0120h			
Timer0_A3	Capture/compare register 2	TA0CCR2	0176h			
	Capture/compare register 1	TA0CCR1	0174h			
	Capture/compare register 0	TA0CCR0	0172h			
	Timer_A register	TA0R	0170h			
	Capture/compare control 2	TA0CCTL2	0166h			
	Capture/compare control 1	TA0CCTL1	0164h			
	Capture/compare control 0	TA0CCTL0	0162h			
	Timer_A control	TA0CTL	0160h			
	Timer_A interrupt vector	TA0IV	012Eh			
Timer1_A5	Capture/compare register 4	TA1CCR4	019A			
	Capture/compare register 3	TA1CCR3	0198			
	Capture/compare register 2	TA1CCR2	0196h			
	Capture/compare register 1	TA1CCR1	0194h			
	Capture/compare register 0	TA1CCR0	0192h			
	Timer_A register	TA1R	0190h			
	Capture/compare control 4	TA1CCTL4	018A			
	Capture/compare control 3	TA1CCTL3	0188			
	Capture/compare control 2	TA1CCTL2	0186h			
	Capture/compare control 1	TA1CCTL1	0184h			
	Capture/compare control 0	TA1CCTL0	0182h			
	Timer_A control	TA1CTL	0180h			
	Timer_A interrupt vector	TA1IV	011Eh			
Flash	Flash control 3	FCTL3	012Ch			
	Flash control 2	FCTL2	012Ah			
	Flash control 1	FCTL1	0128h			
ADC10	ADC data transfer start address	ADC10SA	01BCh			
	ADC memory	ADC10MEM	01B4h			
	ADC control register 1	ADC10CTL1	01B2h			
	ADC control register 0	ADC10CTL0	01B0h			
	ADC analog enable 0	ADC10AE0	004Ah			
	ADC analog enable 1	ADC10AE1	004Bh			
	ADC data transfer control register 1	ADC10DTC1	0049h			
	ADC data transfer control register 0	ADC10DTC0	0048h			

peripheral file map (continued)

PERIPHERALS WITH BYTE ACCESS						
LCD_A	LCD Voltage Control 1	LCDAVCTL1	0AFh			
	LCD Voltage Control 0	LCDAVCTL0	0AEh			
	LCD Voltage Port Control 1	LCDAPCTL1	0ADh			
	LCD Voltage Port Control 0	LCDAPCTL0	0ACh			
	LCD memory 20	LCDM20	0A4h			
	:	:	:			
	LCD memory 16	LCDM16	0A0h			
	LCD memory 15	LCDM15	09Fh			
		:	:			
	LCD memory 1	LCDM1	091h			
	LCD control and mode	LCDACTL	090h			
USCI A0/B0	USCI A0 auto baud rate control	UCA0ABCTL	0x005D			
	USCI A0 transmit buffer	UCA0TXBUF	0x0067			
	USCI A0 receive buffer	UCA0RXBUF	0x0066			
	USCI A0 status	UCA0STAT	0x0065			
	USCI A0 modulation control	UCA0MCTL	0x0064			
	USCI A0 baud rate control 1	UCA0BR1	0x0063			
	USCI A0 baud rate control 0	UCA0BR0	0x0062			
	USCI A0 control 1	UCA0CTL1	0x0061			
	USCI A0 control 0	UCA0CTL0	0x0060			
	USCI A0 IrDA receive control	UCA0IRRCTL	0x005F			
	USCI A0 IrDA transmit control	UCA0IRTCTL	0x005E			
	USCI B0 transmit buffer	UCB0TXBUF	0x006F			
	USCI B0 receive buffer	UCB0RXBUF	0x006E			
	USCI B0 status	UCB0STAT	0x006D			
	USCI B0 I2C Interrupt enable	UCB0CIE	0x006C			
	USCI B0 baud rate control 1	UCB0BR1	0x006B			
	USCI B0 baud rate control 0	UCB0BR0	0x006A			
	USCI B0 control 1	UCB0CTL1	0x0069			
	USCI B0 control 0	UCB0CTL0	0x0068			
	USCI B0 I2C slave address	UCB0SA	0x011A			
	USCI B0 I2C own address	UCB0OA	0x0118			
Comparator_A+	Comparator_A port disable	CAPD	05Bh			
	Comparator_A control2	CACTL2	05Ah			
	Comparator_A control1	CACTL1	059h			
Brownout, SVS	SVS control register (Reset by brownout signal)	SVSCTL	056h			
FLL+ Clock	FLL+ Control 2	FLL_CTL2	055h			
	FLL+ Control 1	FLL_CTL1	054h			
	FLL+ Control 0	FLL_CTL0	053h			
	System clock frequency control	SCFQCTL	052h			
	System clock frequency integrator	SCFI1	051h			
	System clock frequency integrator	SCFI0	050h			
	System clock frequency integrator	20FIU	บอบท			



peripheral file map (continued)

	PERIPHERALS WITH BYTE ACCESS						
RTC	Real Time Clock Year High Byte	RTCYEARH	04Fh				
(Basic Timer1)	Real Time Clock Year Low Byte	RTCYEARL	04Eh				
	Real Time Clock Month	RTCMON	04Dh				
	Real Time Clock Day of Month	RTCDAY	04Ch				
	Basic Timer1 Counter	BTCNT2	047h				
	Basic Timer1 Counter	BTCNT1	046h				
	Real Time Counter 4	RTCNT4	045h				
	(Real Time Clock Day of Week)	(RTCDOW)					
	Real Time Counter 3	RTCNT3	044h				
	(Real Time Clock Hour)	(RTCHOUR)	0.401				
	Real Time Clock Minute)	RTCNT2	043h				
	(Real Time Clock Minute) Real Time Counter 1	(RTCMIN) RTCNT1	042h				
	(Real Time Clock Second)	(RTCSEC)	04211				
	Real Time Clock Control	RTCCTL	041h				
	Basic Timer1 Control	BTCTL	040h				
Port P7	Port P7 selection	P7SEL	03Bh				
. 011.7	Port P7 direction	P7DIR	03Ah				
		P7OUT	039h				
	Port P7 output	1					
	Port P7 input	P7IN	038h				
Port P6	Port P6 selection	P6SEL	037h				
	Port P6 direction	P6DIR	036h				
	Port P6 output	P6OUT	035h				
	Port P6 input	P6IN	034h				
Port P5	Port P5 selection	P5SEL	033h				
	Port P5 direction	P5DIR	032h				
	Port P5 output	P5OUT	031h				
	Port P5 input	P5IN	030h				
Port P4	Port P4 selection	P4SEL	01Fh				
	Port P4 direction	P4DIR	01Eh				
	Port P4 output	P4OUT	01Dh				
	Port P4 input	P4IN	01Ch				
Port P3	Port P3 selection	P3SEL	01Bh				
	Port P3 direction	P3DIR	01Ah				
	Port P3 output	P3OUT	019h				
	· ·						
Dort D2	Port P3 collection	P3IN	018h				
Port P2	Port P2 interrupt analys	P2SEL	02Eh				
	Port P2 interrupt enable	P2IE	02Dh				
	Port P2 interrupt-edge select	P2IES	02Ch				
	Port P2 interrupt flag	P2IFG	02Bh				
	Port P2 direction	P2DIR	02Ah				
	Port P2 output	P2OUT	029h				
	Port P2 input	P2IN	028h				



MSP430F41x2 MIXED SIGNAL MICROCONTROLLER

SLAS648E - APRIL 2009 - REVISED MARCH 2011

peripheral file map (continued)

	PERIPHERALS WITH BYTE ACCESS (CONTIN	IUED)	
Port P1	Port P1 selection register	P1SEL	026h
	Port P1 interrupt enable	P1IE	025h
	Port P1 interrupt-edge select	P1IES	024h
	Port P1 interrupt flag	P1IFG	023h
	Port P1 direction	P1DIR	022h
	Port P1 output	P1OUT	021h
	Port P1 input	P1IN	020h
Special functions	SFR interrupt flag 2	IFG2	003h
	SFR interrupt flag 1	IFG1	002h
	SFR interrupt enable 2	IE2	001h
	SFR interrupt enable 1	IE1	000h

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Voltage applied at V _{CC} to V _S	S	0.3 V to 4.1 V
Voltage applied to any pin (s	ee Note 1)	0.3 V to V _{CC} + 0.3 V
Diode current at any device	terminal	±2 mA
Storage temperature, T _{sto} :	Unprogrammed device	55°C to 150°C
		55°C to 85°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage during program execution,	V _{CC} (AV _{CC} = DV _{CC} = V	cc)	1.8		3.6	V
Supply voltage during flash memory progra	amming, V_{CC} (AV $_{CC}$ = D	V _{CC} = V _{CC})	2.2		3.6	V
Supply voltage, V _{SS} (AV _{SS} = DV _{SS} = V _{SS})			0		0	V
Operating free-air temperature range, T _A			-40		85	°C
	LF selected, XTS_FLL = 0	Watch crystal		32.768		kHz
LFXT1 crystal frequency, f _(LFXT1) (see Note 1)	XT1 selected, XTS_FLL = 1	Ceramic resonator	0.45		6	MHz
,	XT1 selected, XTS_FLL = 1	Crystal	1		6	MHz
		V _{CC} = 1.8 V	dc		4.15	
Processor frequency (signal MCLK), f _(Systemath)	em)	V _{CC} = 3.0 V	dc		8	MHz

NOTES: 1. In LF mode, the LFXT1 oscillator requires a watch crystal. In XT1 mode, LFXT1 accepts a ceramic resonator or a crystal.




Figure 1. Frequency vs Supply Voltage

NOTE 1: All voltages referenced to V_{SS}. The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

supply current into AV_{CC} + DV_{CC} excluding external current

	PARAMETER	T _A	V _{CC}	MIN	TYP	MAX	UNIT
I _(AM)	Active mode (see Note 1), $f_{(MCLK)} = f_{(SMCLK)} = 1 \text{ MHz},$	-40°C to 85°C	2.2 V		220	295	μΑ
'(AM)	f _(ACLK) = 32768 Hz, XTS=0, SELM=(0,1)	-40 0 10 03 0	3 V		350	398	μΑ
	Low-power mode 0 (LPM0) (see Note 1)	-40°C to 85°C	2.2 V		33	60	٠.٠
I _(LPM0)	Low-power mode o (LFMo) (see Note 1)	-40 C to 65 C	3 V		50	92	μΑ
I _(LPM2)	Low-power mode 2 (LPM2), f(MCLK) = f (SMCLK) = 0 MHz,	-40°C to 85°C	2.2 V		6	13	μΑ
(LI WL)	f(ACLK) = 32768 Hz, SCG0 = 0 (see Note 2)		3 V		7	15	•
		-40°C			0.85	1.4	
	Low-power mode 3 (LPM3),	25°C	0.01/		0.90	1.2	
	$f_{(MCLK)} = f_{(SMCLK)} = 0 \text{ MHz},$	60°C	2.2 V		1.15	1.4	
I _(LPM3)	f _(ACLK) = 32768 Hz, SCG0 = 1, Basic Timer1 enabled , ACLK selected,	85°C			2.15	3.0	μA
	LCD_A enabled, LCDCPEN = 0, (static mode, f _{LCD} = f _(ACLK) /32) (see Notes 2 and 3)	-40°C	3 V		1.0	1.5	μΑ
		25°C			1.1	1.5	
		60°C			1.4	1.9	
		85°C			2.5	3.5	
	Low-power mode 3 (LPM3), f _(MCLK) = f _(SMCLK) = 0 MHz,	-40°C	2.2 V		1.8	3.3	μΑ
		25°C			2.1	3.2	
	f _(ACLK) = 32768 Hz, SCG0 = 1, Basic Timer1 enabled , ACLK selected,	85°C			3.6	5.0	
I _(LPM3)	LCD A enabled, LCDCPEN = 0,	-40°C			2.1	3.6	
	(4-mux mode, $f_{LCD} = f_{(ACLK)}/32$)	25°C	3 V		2.3	3.6	
	(see Notes 2 and 3)	85°C			4.1	5.5	
		-40°C			0.1	0.5	
		25°C	0.01/		0.1	0.5	
		60°C	2.2 V		0.35	0.9	
	Low-power mode 4 (LPM4),	85°C			1.1	2.5	
I _(LPM4)	f _(MCLK) = 0 MHz, f _(SMCLK) = 0 MHz, f _(ACLK) = 0 Hz, SCG0 = 1 (see Note 2)	-40°C			0.1	8.0	μΑ
	(notify , (, ,	25°C]		0.1	8.0	
		60°C	3 V		8.0	1.2	
		85°C	1		1.9	3.5	

NOTES: 1. Timer_A is clocked by f_(DCOCLK) = 1 MHz. All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current.

2. All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current.

3. The LPM3 currents are characterized with a Micro Crystal CC4V-T1A (9 pF) crystal and OSCCAPx = 01h.



typical characteristics - LPM4 current




Figure 2. I_{LPM4} - LPM4 Current vs Temperature

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

Schmitt-trigger inputs - ports P1, P2, P3, P4, P5, P6, and P7, RST/NMI, JTAG (TCK, TMS, TDI/TCLK, TDO/TDI)

	PARAMETER	V _{CC}	MIN	MAX	UNIT
	Desition assigns in a debase held college	2.2 V	1.1		V
v _{IT+}	V _{IT+} Positive-going input threshold voltage	3 V	1.5	1.98	V
	Marcell' and the first fill controlled affects	2.2 V	0.4	0.9	٧
VIT-	V _{IT-} Negative-going input threshold voltage	3 V	0.9	1.3	
V _{hys}	Input valtage hydrogeis (//- //-)	2.2 V	0.3	0.3 1.1	٧
	Input voltage hysteresis (V _{IT+} - V _{IT-})	3 V	0.5	1	v

inputs Px.y, TAx

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
		Port P1, P2: P1.x to P2.x, external trigger signal	2.2 V	62		20
t _(int)	External interrupt timing	for the interrupt flag (see Note 1)	3 V	50		ns
	t _(cap) Timer_A capture timing TA0, TA1, TA2	TAO TA4 TAO	2.2 V	62		
^L (cap)		1A0, 1A1, 1A2	3 V	50		ns
f	Timer_A clock frequency externally	TACLK INCLK:	2.2 V		8	MHz
†(TAext)	applied to pin	TACLK, INCLK: $t_{(H)} = t_{(L)}$	3 V		10	IVII 1Z
f _(TAint) Timer_A, clock frequence	Timer A cleak fraguency	SMCLK or ACLK signal colorted	2.2 V		8	MHz
	Timer_A, clock frequency	SMCLK or ACLK signal selected	3 V		10	IVIHZ

NOTES: 1. The external signal sets the interrupt flag every time the minimum $t_{(int)}$ parameters are met. It may be set even with trigger signals shorter than $t_{(int)}$.

leakage current - ports P1, P2, P3, P4, P5, P6, and P7 (see Note 1)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN MAX	UNIT	
I _{lkg(Px.y)}	Leakage current	Port Px	V _(Px.y) (see Note 2)	2.2 V/3 V	±50	nA

NOTES: 1. The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.

2. The port pin must be selected as input.

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

outputs - ports P1, P2, P3, P4, P5, P6, and P7

	PARAMETER	TEST	CONDITIONS		MIN	MAX	UNIT
	V _{OH} High-level output voltage	$I_{OH(max)} = -1.5 \text{ mA},$	V _{CC} = 2.2 V	(see Note 1)	V _{CC} -0.25	V_{CC}	
l.,		$I_{OH(max)} = -6 \text{ mA},$	V _{CC} = 2.2 V	(see Note 2)	V _{CC} -0.6	V_{CC}	.,
VOH HIQ		$I_{OH(max)} = -1.5 \text{ mA},$	V _{CC} = 3 V	(see Note 1)	V _{CC} -0.25	V_{CC}	V
		$I_{OH(max)} = -6 \text{ mA},$	V _{CC} = 3 V	(see Note 2)	V _{CC} -0.6	V_{CC}	
		$I_{OL(max)} = 1.5 \text{ mA},$	$V_{CC} = 2.2 \text{ V}$	(see Note 1)	V_{SS}	V _{SS} +0.25	
V	Low-level output voltage	$I_{OL(max)} = 6 \text{ mA},$	V _{CC} = 2.2 V	(see Note 2)	V_{SS}	V _{SS} +0.6	V
V _{OL}	Low-level output voltage	$I_{OL(max)} = 1.5 \text{ mA},$	V _{CC} = 3 V	(see Note 1)	V_{SS}	V _{SS} +0.25	٧
		$I_{OL(max)} = 6 \text{ mA},$	V _{CC} = 3 V	(see Note 2)	V_{SS}	V _{SS} +0.6	

NOTES: 1. The maximum total current, I_{OH(max)} and I_{OL(max),} for all outputs combined, should not exceed ±12 mA to satisfy the maximum specified voltage drop.

2. The maximum total current, I_{OH(max)} and I_{OL(max)}, for all outputs combined, should not exceed ±48 mA to satisfy the maximum specified voltage drop.


output frequency

PARAMETER		TEST CONDI	TEST CONDITIONS		TYP	MAX	UNIT
f _(Px.y)	$(x = 1, 2, 3, 4, 5, 6, 7, 0 \le y \le 7)$	$C_L = 20 \text{ pF}, I_L = \pm 1.5 \text{ mA}$	$V_{CC} = 2.2 \text{ V} / 3 \text{ V}$	dc		f _{System}	MHz
f _(MCLK)	P1.1/TA0.0/MCLK/S30	C _L = 20 pF				f _{System}	MHz
		P1.1/TA0.0/MCLK/S30,	$f_{(MCLK)} = f_{(XT1)}$	40%		60%	
t _(Xdc)	Duty cycle of output frequency	C _L = 20 pF, V _{CC} = 2.2 V / 3 V	$f_{(MCLK)} = f_{(DCOCLK)}$	50%- 15 ns	50%	50%+ 15 ns	


electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

outputs - ports Px (continued)


TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE




TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE



TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE



TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE





electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

wake-up LPM3

PARAMETER		TEST (MIN	MAX	UNIT	
		f = 1 MHz			6	
t _{d(LPM3)}	Delay time	f = 2 MHz	V _{CC} = 2.2 V/3 V		6	μs
, ,		f = 3 MHz			6	

POR/brownout reset (BOR) (see Note 1)

PARAI	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{d(BOR)}					2000	μs
V _{CC(start)}		dV _{CC} /dt ≤ 3 V/s (see Figure 7)		$0.7 \times V_{(B_IT-)}$		V
V _(B_IT-)	Brownout	dV _{CC} /dt ≤ 3 V/s (see Figure 7)			1.71	V
V _{hys(B_IT-)}	(see Note 2)	dV _{CC} /dt ≤ 3 V/s (see Figure 7)				mV
t _(reset)		Pulse length needed at \overline{RST}/NMI pin to accepted reset internally, $V_{CC} = 2.2 \text{ V/3 V}$	2			μs

- NOTES: 1. The current consumption of the brownout module is already included in the I_{CC} current consumption data.

 The voltage level V_{(P, IT, V} + V_{P, IT, V} is < 1.8V.
 - The voltage level V_(B_IT-) + V_{hys(B_IT-)} is ≤ 1.8V.

 2. During power up, the CPU begins code execution following a period of t_{d(BOR)} after V_{CC} = V_(B_IT-) + V_{hys(B_IT-)}. The default FLL+ settings must not be changed until V_{CC} ≥ V_{CC(min)}, where V_{CC(min)} is the minimum supply voltage for the desired operating frequency. See the *MSP430x4xx Family User's Guide* (SLAU056) for more information on the brownout.

typical characteristics




Figure 7. POR/Brownout Reset (BOR) vs Supply Voltage

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

typical characteristics (continued)




Figure 8. V_{(CC)min} Level With a Square Voltage Drop to Generate a POR/Brownout Signal




Figure 9. V_{CC(min)} Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

SVS (supply voltage supervisor/monitor)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
1	dV _{CC} /dt > 30 V/ms (see Figure 10)		5		150	μS
t _(SVSR)	dV _{CC} /dt ≤ 30 V/ms				2000	μS
t _{d(SVSon)}	SVS _{ON} , switch from VLD = 0 to VLD \neq 0, V _{CC} = 3 V			150	300	μS
t _{settle}	VLD ≠ 0 [‡]				12	μS
V _(SVSstart)	VLD ≠ 0, V _{CC} /dt ≤ 3 V/s (see Figure 10)			1.55	1.7	V
		VLD = 1	70	120	210	mV
V _{hys(SVS_IT-)}	V _{CC} /dt ≤ 3 V/s (see Figure 10)	VLD = 2 to 14	V _(SVS_IT-) × 0.001		V _(SVS_IT-) × 0.016	
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	V _{CC} /dt ≤ 3 V/s (see Figure 10), External voltage applied on A7	VLD = 15	4.4		20	mV
		VLD = 1	1.8	1.9	2.05	
		VLD = 2	1.94	2.1	2.25	
		VLD = 3	2.05	2.2	2.37	
	V (II 0)V(() = Fr = 0.40 = 1 Fr = 0.41)	VLD = 4	2.14	2.3	2.48	
		VLD = 5	2.24	2.4	2.6	
		VLD = 6	2.33	2.5	2.71	1
		VLD = 7	2.46	2.65	2.86	
V(0) (0, 17.)	V _{CC} /dt ≤ 3 V/s (see Figure 10 and Figure 11)	VLD = 8	2.58	2.8	3	
$V_{(SVS_IT-)}$		VLD = 9	2.69	2.9	3.13] `
		VLD = 10	2.83	3.05	3.29	
		VLD = 11	2.94	3.2	3.42	
		VLD = 12	3.11	3.35	3.61 [†]	
		VLD = 13	3.24	3.5	3.76 [†]	
		VLD = 14	3.43	3.7†	3.99†] !
	V _{CC} /dt ≤ 3 V/s (see Figure 10 and Figure 11), External voltage applied on A7	VLD = 15	1.1	1.2	1.3	
I _{CC(SVS)} (see Note 1)	VLD ≠ 0, V _{CC} = 2.2 V/3 V			10	15	μА

 $^{^{\}dagger}$ The recommended operating voltage range is limited to 3.6 V.

NOTE 1: The current consumption of the SVS module is not included in the I_{CC} current consumption data.



[‡] t_{settle} is the settling time that the comparator o/p needs to have a stable level after VLD is switched VLD ≠ 0 to a different VLD value somewhere between 2 and 15. The overdrive is assumed to be > 50 mV.

typical characteristics




Figure 10. SVS Reset (SVSR) vs Supply Voltage




Figure 11. V_{CC(min)}: Square Voltage Drop and Triangle Voltage Drop to Generate an SVS Signal (VLD = 1)



electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

DCO

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _(DCOCLK)	N _(DCO) = 01E0h, FN_8 = FN_4 = FN_3 = FN_2 = 0, D = 2, DCOPLUS = 0	2.2 V/3 V		1		MHz
	EN C. EN C. EN C. EN C. C. POOPUIG. A	2.2 V	0.3	0.65	1.25	
f _(DCO2)	FN_8 = FN_4 = FN_3 = FN_2 = 0, DCOPLUS = 1	3 V	0.3	0.7	1.3	MHz
,	EN C. EN A. EN C. EN C. O DOODUIG. A (con Note A)	2.2 V	2 V 2.5 5.6 10.5			
f _(DCO27)	FN_8 = FN_4 = FN_3 = FN_2 = 0, DCOPLUS = 1 (see Note 1)	3 V	2.7	6.1	11.3	MHz
,	EN C. EN A. EN C. O. EN C. A. DOORING. A	2.2 V	0.7	1.3	2.3	
f _(DCO2)	FN_8 = FN_4 = FN_3 = 0, FN_2 = 1, DCOPLUS = 1	3 V	0.8	1.5	2.5	MHz
,	EN C. EN 4. EN C. O. EN C. 4. POORIUG. 4 (co. Note 4)	2.2 V	5.7	10.8	18	
f _(DCO27)	FN_8 = FN_4 = FN_3 = 0, FN_2 = 1, DCOPLUS = 1 (see Note 1)	3 V	6.5	12.1	20	MHz
,	EN O EN 4 O EN O 4 EN O DOORING 4	2.2 V	1.2	2	3	
f _(DCO2)	FN_8 = FN_4 = 0, FN_3 = 1, FN_2 = x, DCOPLUS = 1	3 V	1.3	2.2	3.5	MHz
	EN C EN C EN C 4 EN C DOORING 4 (N	2.2 V	9	15.5	25	MHz
f _(DCO27)	FN_8 = FN_4 = 0, FN_3 = 1, FN_2 = x, DCOPLUS = 1 (see Note 1)	3 V	10.3	17.9	28.5	
,	FN_8 = 0, FN_4 = 1, FN_3 = FN_2 = x, DCOPLUS = 1	2.2 V	1.8	2.8	4.2	
f _(DCO2)		3 V	2.1	3.4	5.2	MHz
,	EN C. O. EN A. A. EN C. EN C. DOODLING A (co. No.) A	2.2 V	13.5	21.5	33	
f _(DCO27)	FN_8 = 0, FN_4 = 1, FN_3 = FN_2 = x, DCOPLUS = 1 (see Note 1)	3 V	16	26.6	41	MHz
,	EN C. 4 EN 4 EN C. EN C. DOORING 4	2.2 V	2.8	4.2	6.2	
f _(DCO2)	FN_8 = 1, FN_4 = FN_3 = FN_2 = x, DCOPLUS = 1	3 V	4.2	6.3	9.2	MHz
,	EN C. 4 EN 4 EN C. EN C. DOOPLIE 4 (v. N. I. 4)	2.2 V	21	32	46	
f _(DCO27)	FN_8 = 1,FN_4 = FN_3 = FN_2 = x, DCOPLUS = 1 (see Note 1)	3 V	30	46	70	MHz
	Step size between adjacent DCO taps:	1 < TAP ≤ 20	1.06		1.11	
S _n	$S_n = f_{DCO(Tap n+1)} / f_{DCO(Tap n)}$, (see Figure 13 for taps 21 to 27)	TAP = 27	1.07		1.17	
5	Temperature drift, $N_{(DCO)} = 01E0h$, $FN_8 = FN_4 = FN_3 = FN_2 = 0$,	2.2 V	-0.2	-0.4	-0.6	0/ /0.0
D _t	D = 2, DCOPLUS = 0	3 V	-0.2	-0.4	-0.6	%/°C
D _V	Drift with V_{CC} variation, $N_{(DCO)} = 01E0h$, $FN_8 = FN_4 = FN_3 = FN_2 = 0$, $D = 2$, $DCOPLUS = 0$		0	5	15	%/V

NOTES: 1. Do not exceed the maximum system frequency.




Figure 12. DCO Frequency vs Supply Voltage V_{CC} and vs Ambient Temperature



electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)




Figure 13. DCO Tap Step Size




Figure 14. Five Overlapping DCO Ranges Controlled by FN_x Bits



electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

crystal oscillator, LFXT1, low-frequency modes (see Note 4)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{LFXT1,LF}	LFXT1 oscillator crystal frequency, LF mode 0, 1	XTS = 0, LFXT1Sx = 0 or 1	1.8 V to 3.6 V		32768		Hz
OA _{LF}	Oscillation allowance for	$\begin{split} XTS &= 0, \ LFXT1Sx = 0, \\ f_{LFXT1,LF} &= 32768 \ kHz, \\ C_{L,eff} &= 6 \ pF \end{split}$			500		10
	LF crystals	$\begin{split} XTS &= 0, \ LFXT1Sx = 0, \\ f_{LFXT1,LF} &= 32768 \ kHz, \\ C_{L,eff} &= 12 \ pF \end{split}$			200		kΩ
		XTS = 0, XCAPx = 0			1		
	Integrated effective load	XTS = 0, XCAPx = 1			5.5		
$C_{L,eff}$	capacitance, LF mode (see Note 1)	XTS = 0, XCAPx = 2			8.5		pF
	()	XTS = 0, XCAPx = 3			11		
Duty cycle	LF mode	XTS = 0, Measured at P1.6/ACLK, f _{LFXT1,LF} = 32768Hz	2.2 V/3 V	30	50	70	%
f _{Fault,LF}	Oscillator fault frequency, LF mode (see Note 3)	XTS = 0, XCAPx = 0. LFXT1Sx = 3 (see Note 2)	2.2 V/3 V	10		10000	Hz

NOTES: 1. Includes parasitic bond and package capacitance (approximately 2 pF per pin).

Since the PCB adds additional capacitance it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup the effective load capacitance should always match the specification of the used crystal.

- 2. Measured with logic level input frequency but also applies to operation with crystals.
- 3. Frequencies below the MIN specification set the fault flag, frequencies above the MAX specification do not set the fault flag, and frequencies in between might set the flag.
- 4. To improve EMI on the LFXT1 oscillator the following guidelines should be observed.
 - Keep the trace between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
 - Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

crystal oscillator, LFXT1, high frequency modes

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{LFXT1}	LEVE and Hotor or stal from an and	Ceramic resonator	1.8 V to 3.6 V	0.45		6	N/I I-
	LFXT1 oscillator crystal frequency	Crystal resonator	1.8 V to 3.6 V	1		6	6 MHz
$C_{L,eff}$	Integrated effective load capacitance, HF mode (see Note 1)	See Note 2			1		pF
Duty cycle		Measured at P1.6/ACLK	2.2 V/3 V	40	50	60	%

NOTES: 1. Includes parasitic bond and package capacitance (approximately 2 pF per pin).

Since the PCB adds additional capacitance it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup the effective load capacitance should always match the specification of the used crystal.

2. Requires external capacitors at both terminals. Values are specified by crystal manufacturers.

internal very low power, low-frequency oscillator (VLO)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f_{VLO}	VLO frequency	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	2.2 V/3 V	4	12	20	kHz
df _{VLO} /dT	VLO frequency temperature drift	See Note	2.2 V/3 V		0.5		%/°C
df_{VLO}/dV_{CC}	VLO frequency supply voltage drift	See Note 2	1.8V to 3.6V		4		%/V

NOTES: 1. Calculated using the box method:

I Version: (MAX(-40°C to 85°C) - MIN(-40°C to 85°C))/MIN(-40°C to 85°C)/(85°C - (-40°C))

2. Calculated using the box method: (MAX(1.8 V to 3.6 V) - MIN(1.8 V to 3.6 V))/MIN(1.8 V to 3.6 V)/(3.6 V - 1.8 V)

RAM

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
VRAMh	See Note 1	CPU halted	1.6	V

NOTE 1: This parameter defines the minimum supply voltage when the data in program memory RAM remain unchanged. No program execution should take place during this supply voltage condition.



electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

LCD A

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{CC(LCD)}	Supply voltage range	Charge pump enabled (LCDCPEN = 1, VLCDx > 0000)		2.2		3.6	٧
C _{LCD}	Capacitor on LCDCAP (see Note 1)	Charge pump enabled (LCDCPEN = 1, VLCDx > 0000)		4.7			μF
I _{CC(LCD)}	Average supply current (see Note 2)	$\begin{array}{l} V_{LCD(typ)}{=}3V,\ LCDCPEN=1,\\ VLCDx{=}\ 1000,\ all\ segments\ on\\ f_{LCD}{=}\ f_{ACLK}/32\\ no\ LCD\ connected\ (see\ Note\ 3)\\ T_{A}=25^{\circ}C \end{array}$	2.2 V		3.8		μΑ
f_{LCD}	LCD frequency					1.1	kHz
V_{LCD}	LCD voltage	VLCDx = 0000			V_{CC}		V
V_{LCD}	LCD voltage	VLCDx = 0001			2.60		V
V_{LCD}	LCD voltage	VLCDx = 0010			2.66		V
V_{LCD}	LCD voltage	VLCDx = 0011			2.72		V
V_{LCD}	LCD voltage	VLCDx = 0100			2.78		V
V_{LCD}	LCD voltage	VLCDx = 0101			2.84		V
V_{LCD}	LCD voltage	VLCDx = 0110			2.90		V
V_{LCD}	LCD voltage	VLCDx = 0111			2.96		V
V_{LCD}	LCD voltage	VLCDx = 1000			3.02		V
V_{LCD}	LCD voltage	VLCDx = 1001			3.08		V
V_{LCD}	LCD voltage	VLCDx = 1010			3.14		V
V_{LCD}	LCD voltage	VLCDx = 1011			3.20		V
V_{LCD}	LCD voltage	VLCDx = 1100			3.26		V
V_{LCD}	LCD voltage	VLCDx = 1101			3.32		V
V_{LCD}	LCD voltage	VLCDx = 1110			3.38		٧
V_{LCD}	LCD voltage	VLCDx = 1111			3.44	3.60	٧
R _{LCD}	LCD driver output impedance	V _{LCD} = 3 V, LCDCPEN = 1, VLCDx = 1000, I _{LOAD} = ±10 μA	2.2 V			10	kΩ

NOTES: 1. Enabling the internal charge pump with an external capacitor smaller than the minimum specified might damage the device.

^{2.} Refer to the supply current specifications $I_{(LPM3)}$ for additional current specifications with the LCD_A module active.

^{3.} Connecting an actual display will increase the current consumption depending on the size of the LCD.

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

Comparator_A+ (see Note 1)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		CAON 1 CARSEL O CAREE O	2.2 V		25	40	^
I _(CC)		CAON = 1, CARSEL = 0, CAREF = 0	3 V		45	60	μΑ
		CAON = 1, CARSEL = 0, CAREF = 1/2/3,	2.2 V		30	50	
I(Refladder/R	efDiode)	No load at P1.6/CA0 and P1.7/CA1	3 V		45	80	μΑ
V _(Ref025)	Voltage @ 0.25 V _{CC} node V _{CC}	PCA0 = 1, CARSEL = 1, CAREF = 1, No load at P1.6/CA0 and P1.7/CA1	2.2 V / 3 V	0.23	0.24	0.25	
V _(Ref050)	Voltage @ 0.5 V _{CC} node	PCA0 = 1, CARSEL = 1, CAREF = 2, No load at P1.6/CA0 and P1.7/CA1	2.2V / 3 V	0.47	0.48	0.5	
	See Figure 15 and	PCA0 = 1, CARSEL = 1, CAREF = 3,	2.2 V	390	480	540	
V _(RefVT)	Figure 16	No load at P1.6/CA0 and P1.7/CA1, T _A = 85°C	3 V	400	490	550	mV
V _{IC}	Common-mode input voltage range	CAON = 1	2.2 V / 3 V	0		V _{CC} -1	٧
V_p - V_S	Offset voltage	See Note 2	2.2 V / 3 V	-30		30	mV
V _{hys}	Input hysteresis	CAON = 1	2.2 V / 3 V	0	0.7	1.4	mV
		T _A = 25°C,	2.2 V	80	165	300	
	(and Note 0)	Overdrive 10 mV, without filter: CAF = 0	3 V	70	120	240	ns
^L (response LF	and HL) (see Note 3)	T _A = 25°C	2.2 V	1.4	1.9	2.8	
		Overdrive 10 mV, with filter: CAF = 1	3 V	0.9	1.5	2.2	μS

NOTES: 1. The leakage current for the Comparator_A terminals is identical to $I_{lkg(Px.x)}$ specification.




^{2.} The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A inputs on successive measurements. The two successive measurements are then summed together.

^{3.} The response time is measured at P1.6/CA0 with an input voltage step and the Comparator_A already enabled (CAON=1). If CAON is set at the same time, a settling time of up to 300ns is added to the response time.

REFERENCE VOLTAGE

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

typical characteristics



FREE-AIR TEMPERATURE

650


V_{CC} = 2.2 V

Typical

Typical

450

Figure 15. $V_{(RefVT)}$ vs Temperature




 T_A - Free-Air Temperature - $^{\circ}C$

35

55

75

95



400

-45

-25

Figure 17. Block Diagram of Comparator_A Module




Figure 18. Overdrive Definition



electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

10-bit ADC, power supply and input range conditions (see Note)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{CC}	Analog supply voltage range	V _{SS} = 0 V		2.2		3.6	٧
V _{Ax}	Analog input voltage range (see Note 2)	All Ax terminals, Analog inputs selected in ADC10AE register		0		V _{CC}	٧
	ADC10 supply current	f _{ADC10CLK} = 5 MHz,	2.2 V		0.52	1.05	
I _{ADC10}	(see Note 3)	ADC10ON = 1, REFON = 0 ADC10SHT0 = 1, ADC10SHT1 = 0, ADC10DIV = 0	3 V		0.6	1.2	mA
	Reference supply	f _{ADC10CLK} = 5 MHz, ADC10ON = 0, REF2_5V = 0, REFON = 1, REFOUT = 0	2.2 V/3 V		0.05	0.4	mA
I _{REF+}	current, reference buffer disabled (see Note 4)	f _{ADC10CLK} = 5 MHz, ADC10ON = 0, REF2_5V = 1, REFON = 1, REFOUT = 0	3 V	0.25	0.4	mA	
	Reference buffer supply current with	f _{ADC10CLK} = 5 MHz, ADC10ON = 0,	2.2 V/3 V		1.1	1.4	mA
I _{REFB,0}	ADC10SR = 0 (see Note 4)	REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 0	2.2 V/3 V			1.8	mA
	Reference buffer supply current with	f _{ADC10CLK} = 5 MHz, ADC10ON = 0, REFON = 1,	2.2 V/3 V		0.5	0.7	mA
I _{REFB,1}	ADC10SR = 1 (see Note 4)	REF2_5V = 0, REFOUT = 1, ADC10SR = 1	2.2 V/3 V			0.8	mA
C _I	Input capacitance	Only one terminal Ax selected at a time				27	pF
R _I	Input MUX ON resistance	$0V \le V_{Ax} \le V_{CC}$	2.2 V/3 V			2000	Ω

NOTES: 1. The leakage current is defined in the leakage current table with Px.x/Ax parameter.

^{2.} The analog input voltage range must be within the selected reference voltage range V_{B_+} to V_{B_-} for valid conversion results.

^{3.} The internal reference supply current is not included in current consumption parameter I_{ADC10}.

^{4.} The internal reference current is supplied via terminal V_{CC}. Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

10-bit ADC, built-in voltage reference

	PARAMETER	TEST CONDITIO	ONS	V _{CC}	MIN	TYP	MAX	UNIT
		$I_{VREF+} \le 1 \text{ mA}, REF2_5V = 0$)		2.2			
V _{CC,REF+}	Positive built-in reference analog supply voltage range	I _{VREF+} ≤ 0.5 mA, REF2_5V =	: 1		2.8			V
	supply voltage range	I _{VREF+} ≤ 1 mA, REF2_5V = 1			2.9			
V _{REF+}	Positive built-in reference voltage	I _{VREF+} ≤ I _{VREF+} max, REF2_	5V = 0	2.2 V/ 3 V	1.41	1.5	1.59	V
	-	I _{VREF+} ≤ I _{VREF+} max, REF2_	5V = 1	3 V	2.35	2.5	2.65	V
	Marin and I had a small			2.2 V			±0.5	
I _{LD,VREF+}	Maximum V _{REF+} load current			3 V			±1	mA
		I_{VREF+} = 500 μA ± 100 μA, Analog input voltage V_{Ax} ≈ 0. REF2_5V = 0	75 V,	2.2 V/ 3 V			±2	LSB
	V _{REF+} load regulation	$I_{VREF+} = 500 \mu A \pm 100 \mu A$, Analog input voltage $V_{Ax} \approx 1$. REF2_5V = 1	25 V,	3 V			±2	LSB
	V _{REF+} load regulation response	I _{VREF+} = 100 μA→900 μA,	ADC10SR = 0	3 V			400	
	time	V _{Ax} ≈ 0.5 x V _{REF+,} Error of conversion result ≤ 1 LSB	ADC10SR = 1	3V			2000	ns
C _{VREF+}	Max. capacitance at pin V _{REF+} (see Note 1)	I _{VREF+} ≤ ±1 mA, REFON = 1, REFOUT = 1		2.2 V/ 3 V			100	pF
TC _{REF+}	Temperature coefficient	I_{VREF+} const. with 0 mA $\leq I_{VREF+}$ (see Note 3)	_{/REF+} ≤ 1 mA	2.2 V/ 3 V			±100	ppm/°C
t _{REFON}	Settling time of internal reference voltage (see Note 2)	$I_{VREF+} = 0.5 \text{ mA}, REF2_5V = REFON = 0 \rightarrow 1$	0,	3.6 V			30	μs
		I _{VREF+ =} 0.5 mA, REF2_5V = 0,	ADC10SR = 0	2.2 V			1	
+	Settling time of reference buffer	REFON = 1, REFBURST = 1	ADC10SR = 1	2.2 V			2.5	
t _{REFBURST}	(see Note 2)	I _{VREF+ =} 0.5 mA, REF2_5V = 1,	ADC10SR = 0	3 V			2	μS
		REFON = 1, REFBURST = 1	ADC10SR = 1	3 V			4.5	

NOTES: 1. The capacitance applied to the internal buffer operational amplifier, if switched to terminal P6.4/UCB0CLK/UCA0STE/A4/CA6/V_{eref+}/V_{ref+} (REFOUT = 1), must be limited; the reference buffer may become unstable, otherwise.



^{2.} The condition is that the error in a conversion started after t_{REFON} or t_{RefBuf} is less than ± 0.5 LSB.

 $^{3. \}quad \text{Calculated using the box method: } \\ \left(\left(\text{MAX}(V_{REF}(T)) - \text{MIN}(V_{REF}(T))\right) / \text{MIN}(V_{REF}(T)) / \left(T_{MAX} - T_{MIN}\right) \right) \\ \\ \left(\left(\text{MAX}(V_{REF}(T)) - \text{MIN}(V_{REF}(T))\right) / \text{MIN}(V_{REF}(T)) / \left(T_{MAX} - T_{MIN}\right) \right) \\ \\ \left(\left(\text{MAX}(V_{REF}(T)) - \text{MIN}(V_{REF}(T))\right) / \text{MIN}(V_{REF}(T)) / \left(T_{MAX} - T_{MIN}\right) \right) \\ \\ \left(\left(\text{MAX}(V_{REF}(T)) - \text{MIN}(V_{REF}(T))\right) / \text{MIN}(V_{REF}(T)) / \left(T_{MAX} - T_{MIN}\right) \right) \\ \\ \left(\left(\text{MAX}(V_{REF}(T)) - \text{MIN}(V_{REF}(T))\right) / \text{MIN}(V_{REF}(T)) / \left(T_{MAX} - T_{MIN}\right) \right) \\ \\ \left(\left(\text{MAX}(V_{REF}(T)) - \text{MIN}(V_{REF}(T))\right) / \text{MIN}(V_{REF}(T)) / \left(T_{MAX} - T_{MIN}\right) \right) \\ \\ \left(\left(\text{MAX}(V_{REF}(T)) - \text{MIN}(V_{REF}(T))\right) / \text{MIN}(V_{REF}(T)) / \left(T_{MAX} - T_{MIN}\right) \right) \\ \\ \left(\left(\text{MAX}(V_{REF}(T)) - \text{MIN}(V_{REF}(T))\right) / \text{MIN}(V_{REF}(T)) / \left(T_{MAX} - T_{MIN}\right) \right) \\ \\ \left(\left(\text{MAX}(V_{REF}(T)) - \text{MIN}(V_{REF}(T))\right) / \text{MIN}(V_{REF}(T)) / \left(T_{MAX} - T_{MIN}\right) \right) \\ \\ \left(\left(\text{MAX}(V_{REF}(T)) - \text{MIN}(V_{REF}(T))\right) / \text{MIN}(V_{REF}(T)) / \left(T_{MAX} - T_{MIN}\right) \right) \\ \\ \left(\left(\text{MAX}(V_{REF}(T)) - \text{MIN}(V_{REF}(T))\right) / \text{MIN}(V_{REF}(T)) / \left(T_{MAX} - T_{MIN}\right) \right) \\ \\ \left(\left(\text{MAX}(V_{REF}(T)) - \text{MIN}(V_{REF}(T))\right) / \text{MIN}(V_{REF}(T)) / \left(T_{MAX} - T_{MIN}\right) \right) \\ \\ \left(\left(\text{MAX}(V_{REF}(T)) - \text{MIN}(V_{REF}(T))\right) / \text{MIN}(V_{REF}(T)) / \left(T_{MAX} - T_{MIN}\right) \right) \\ \\ \left(\left(\text{MAX}(V_{REF}(T)) - \text{MIN}(V_{REF}(T))\right) / \left(T_{MAX} - T_{MIN}\right) / \left(T_{MAX} - T_{MIN}\right) \right) \\ \\ \left(\left(\text{MAX}(V_{REF}(T)) - \text{MIN}(V_{REF}(T))\right) / \left(T_{MAX} - T_{MIN}\right) / \left$

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

10-bit ADC, external reference (see Note 1)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
.,	Positive external reference input	V _{eREF+} > V _{eREF-} , SREF1 = 1, SREF0 = 0		1.4		V_{CC}	V
V _{eREF+}	voltage range (see Note 2)	$V_{eREF-} \le V_{eREF+} \le (V_{CC} - 0.15 \text{ V})$ SREF1 = 1, SREF0 = 1 (see Note 3)		1.4		3.0	V
V _{eREF} -	Negative external reference input voltage range (see Note 4)	V _{eREF+} > V _{eREF-}		0		1.2	٧
$\Delta V_{ m eREF}$	Differential external reference input voltage range ΔV _{eREF} = V _{eREF+} - V _{eREF-}	V _{eREF+} > V _{eREF-} (see Note 5)		1.4		V _{CC}	V
	Oblinia I a madiata V	0V ≤ V _{eREF+} ≤ V _{CC} , SREF1 = 1, SREF0 = 0	2.2 V/3 V			±1	•
I _{VeREF+}	Static input current into V _{eREF+}	$0V \le V_{eREF+} \le (V_{CC} - 0.15 \text{ V}) \le 3 \text{ V},$ SREF1 = 1, SREF0 = 1 (see Note 3)	2.2 V/3 V			0	μΑ
I _{VeREF} -	Static input current into VeREF-	0V ≤ V _{eREF} - ≤ V _{CC}	2.2 V/3 V		•	±1	μΑ

- NOTES: 1. The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C_I, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
 - 2. The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
 - 3. Under this condition the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current I_{REFB}. The current consumption can be limited to the sample and conversion period with REBURST = 1.
 - 4. The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
 - 5. The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

10-bit ADC, timing parameters

	PARAMETER	TEST COND	OITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		For specified performance of	ADC10SR = 0	2.2 V/3 V	0.45		6.3	MHz
[†] ADC10CLK	ADC10 input clock frequency	ADC10 linearity parameters	ADC10SR = 1	2.2 V/3 V	0.45		1.5	IVII IZ
f _{ADC10OSC}	ADC10 built-in oscillator frequency	ADC10DIVx = 0, AD f _{ADC10CLK} = f _{ADC10O}		2.2 V/3 V	3.7		6.3	MHz
	Conversion time	ADC10 built-in oscilla ADC10SSELx = 0 fADC10CLK = fADC1008	,	2.2 V/3 V	2.06		3.51	μS
[†] CONVERT		f _{ADC10CLK} from ACLI SMCLK: ADC10SSE				13× DC10DIV× f _{ADC10CLK}		μ\$
t _{ADC10ON}	Turn on settling time of the ADC	See Note 1					100	ns

NOTE 1: The condition is that the error in a conversion started after t_{ADC100N} is less than ±0.5 LSB. The reference and input signals are already settled.

10-bit ADC, linearity parameters

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
El	Integral linearity error		2.2 V/3 V			±1	LSB
E _D	Differential linearity error		2.2 V/3 V			±1	LSB
Eo	Offset error	Source impedance R_S < 100 Ω	2.2 V/3 V			±1	LSB
		SREFx = 010, Unbuffered external reference, V _{eREF+ =} 1.5 V	2.2 V		±1.1	±2	LSB
		SREFx = 010, Unbuffered external reference, V _{eREF+ =} 2.5 V	3 V		±1.1	±2	LSB
E _G	Gain error	SREFx = 011, Buffered external reference (see Note 2), $V_{eREF+} = 1.5 \text{ V}$	2.2 V	V ±1.1 ±4 L	LSB		
		SREFx = 011, Buffered external reference (see Note 2), $V_{eREF+} = 2.5 \text{ V}$	3 V		±1.1	±3	LSB
		SREFx = 010, Unbuffered external reference, V _{eREF+ =} 1.5 V	2.2 V		±2	±5	LSB
		SREFx = 010, Unbuffered external reference, V _{eREF+ =} 2.5 V	3 V		±2	±5	LSB
E _T	Total unadjusted error	SREFx = 011, Buffered external reference (see Note 2), $V_{eREF+} = 1.5 \text{ V}$	2.2 V		±2	±7	LSB
		SREFx = 011, Buffered external reference (see Note 2), $V_{eREF+} = 2.5 \text{ V}$	3 V		±2	±6	LSB

NOTE 1: The reference buffer's offset adds to the gain and total unadjusted error.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

10-bit ADC, temperature sensor and built-in V_{MID}

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
,	Temperature sensor supply	REFON = 0, INCHx = 0Ah,	2.2 V		40	120	^
ISENSOR	current (see Note)	ADC10ON = 1, T _A = 25°C	3 V		60	160	μΑ
TC _{SENSOR}		ADC10ON = 1, INCHx = 0Ah (see Note 2)	2.2 V/3 V		3.55		mV/°C
V _{Offset,Sensor}	Sensor offset voltage	ADC10ON = 1, INCHx = 0Ah (see Note 2)		-100		100	mV
		Temperature sensor voltage at T _A = 85°C	2.2 V/3 V	1195	1295	1395	mV
V _{Sensor}	Sensor output voltage (see Note 3)	Temperature sensor voltage at T _A = 25°C	2.2 V/3 V	985	1085	1185	.,
		Temperature sensor voltage at T _A = 0°C	2.2 V/3 V	895	995	1095	mV
t _{Sensor} (sample)	Sample time required if channel 10 is selected (see Note 4)	ADC10ON = 1, INCHx = 0Ah, Error of conversion result ≤ 1 LSB	2.2 V/3 V	30			μs
	Current into divider at	ADOLOGNI A INGIL ODI	2.2 V			NA	
I _{VMID}	channel11 (see Note 5)	ADC10ON = 1, INCHx = 0Bh	3 V			NA	μΑ
.,	M. distance described	ADC10ON = 1, INCHx = 0Bh,	2.2 V	1.06	1.1	1.14	.,
V_{MID}	V _{CC} divider at channel 11	V _{MID} is ≈0.5 x V _{CC}	3 V	1.46	1.5	1.54	V
	Sample time required if channel 11 is selected	ADC10ON = 1, INCHx = 0Bh,	2.2 V	1400			ns
t _{VMID} (sample)	(see Note 6)	Error of conversion result ≤ 1 LSB	3 V	1220			110

NOTES: 1. The sensor current I_{SENSOR} is consumed if (ADC100N = 1 and REFON = 1), or (ADC100N = 1 and INCH = 0Ah and sample signal is high). When REFON = 1, I_{SENSOR} is included in I_{REF+}. When REFON = 0, I_{SENSOR} applies during conversion of the temperature sensor input (INCH = 0Ah).

2. The following formula can be used to calculate the temperature sensor output voltage:

$$\begin{split} &V_{Sensor,typ} = TC_{Sensor} \left(\ 273 + T \left[^{\circ}C \right] \ \right) + V_{Offset,sensor} \left[mV \right] \text{ or } \\ &V_{Sensor,typ} = TC_{Sensor} T \left[^{\circ}C \right] + V_{Sensor} (T_{A} = 0^{\circ}C) \left[mV \right] \end{split}$$

3. Results based on characterization and/or production test, not TC_{Sensor} or V_{Offset,sensor}.

4. The typical equivalent impedance of the sensor is 51 kΩ. The sample time required includes the sensor-on time t_{SENSOR(on)}.

5. No additional current is needed. The V_{MID} is used during sampling.

6. The on-time t_{VMID(on)} is included in the sampling time t_{VMID(sample)}; no additional on time is needed.

Timer0 A3, Timer1 A5

	_				
	PARAMETER	TEST CONDITIONS	V _{CC}	MIN MAX	UNIT
£	Times A plack fraguency	Internal: SMCLK, ACLK,	2.2 V	8	MHz
TA	Timer_A clock frequency	External: TACLK, INCLK, Duty cycle = 50% ±10%	3 V	10	IVITIZ
t _{TA,cap}	Timer_A, capture timing	TA0, TA1, TA2	2.2 V/3 V	20	ns



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

USCI (UART mode)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP MAX	UNIT
fusci	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%			fsystem	MHz
fmax, _{BITCLK}	Maximum BITCLK clock frequency (equals baudrate in MBaud) (see Note 1)		2.2V /3 V	2		MHz
	UART receive deglitch time		2.2 V	50	150	
τ _τ	(see Note 2)		3 V	50	100	ns

NOTES: 1. The DCO wake-up time must be considered in LPM3/4 for baudrates above 1 MHz.

2. Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed.

USCI (SPI master mode) (see Figure 19 and Figure 20)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
f _{USCI}	USCI input clock frequency	SMCLK, ACLK Duty cycle = 50% ± 10%			fsystem	MHz
	2011		2.2 V	110		
t _{SU,MI}	SOMI input data setup time		3 V	75		ns
	2011		2.2 V	0		
t _{HD,MI}	SOMI input data hold time		3 V	0		ns
	0040	UCLK edge to SIMO valid,	2.2 V		30	
t _{VALID,MO}	SIMO output data valid time	C _L = 20 pF	3 V		20	ns

 $\text{NOTE: } f_{\text{UCxCLK}} = \frac{1}{2t_{\text{LO/HI}}} \text{ with } t_{\text{LO/HI}} \geq \max(t_{\text{VALID,MO(USCI)}} + t_{\text{SU,SI(Slave)}}, t_{\text{SU,MI(USCI)}} + t_{\text{VALID,SO(Slave)}}).$

For the slave's parameters $t_{SU,SI(Slave)}$ and $t_{VALID,SO(Slave)}$ refer to the SPI parameters of the attached slave.

USCI (SPI slave mode) (see Figure 21 and Figure 22)

·	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
t _{STE,LEAD}	STE lead time STE low to clock		2.2 V/3 V		50		ns
t _{STE,LAG}	STE lag time Last clock to STE high		2.2 V/3 V	10			ns
t _{STE,ACC}	STE access time STE low to SOMI data out		2.2 V/3 V		50		ns
t _{STE,DIS}	STE disable time STE high to SOMI high impedance		2.2 V/3 V		50		ns
			2.2 V	20			
t _{SU,SI}	SIMO input data setup time		3 V	15			ns
_			2.2 V	10			
t _{HD,SI}	SIMO input data hold time		3 V	10			ns
		UCLK edge to SOMI valid,	2.2 V		75	110	
t _{VALID,} SO	SOMI output data valid time	C _L = 20 pF	3 V		50	75	ns

NOTE: $f_{\text{UCxCLK}} = \frac{1}{2t_{\text{LO/HI}}} \text{ with } t_{\text{LO/HI}} \geq \max(t_{\text{VALID,MO(Master)}} + t_{\text{SU,SI(USCI)}}, t_{\text{SU,MI(Master)}} + t_{\text{VALID,SO(USCI)}}).$

For the master's parameters $t_{SU,MI(Master)}$ and $t_{VALID,MO(Master)}$ refer to the SPI parameters of the attached master.



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)




Figure 19. SPI Master Mode, CKPH = 0




Figure 20. SPI Master Mode, CKPH = 1

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)




Figure 21. SPI Slave Mode, CKPH = 0




Figure 22. SPI Slave Mode, CKPH = 1

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

USCI (I2C mode) (see Figure 23)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP N	ΙΑΧ	UNIT
fusci	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%			fsys	TEM	MHz
f _{SCL}	SCL clock frequency		2.2 V/3 V	0		400	kHz
	Hald Ever (version to all OTAPT	f _{SCL} ≤ 100kHz	2.2 V/3 V	4.0			us
t _{HD,STA}	Hold time (repeated) START	f _{SCL} > 100kHz	2.2 V/3 V	0.6			us
	0	f _{SCL} ≤ 100kHz	2.2 V/3 V	4.7			us
t _{SU,STA}	Setup time for a repeated START	f _{SCL} > 100kHz	2.2 V/3 V	0.6			us
t _{HD,DAT}	Data hold time		2.2 V/3 V	0			ns
t _{SU,DAT}	Data set-up time		2.2 V/3 V	250			ns
t _{SU,STO}	Setup time for STOP		2.2 V/3 V	4.0			us
	Pulse width of spikes suppressed by		2.2 V	50	150	600	ns
t _{SP}	input filter		3 V	50	100	600	ns




Figure 23. I2C Mode Timing

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

flash memory

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	NOM	MAX	UNIT
V _{CC(PGM/} ERASE)	Program and Erase supply voltage			2.2		3.6	٧
f _{FTG}	Flash Timing Generator frequency			257		476	kHz
I _{PGM}	Supply current from DV _{CC} during program		2.5V/3.6V		3	5	mA
I _{ERASE}	Supply current from DV _{CC} during erase		2.5V/3.6V		3	7	mA
t _{CPT}	Cumulative program time	see Note 1	2.5V/3.6V			10	ms
t _{CMErase}	Cumulative mass erase time	see Note 2	2.5V/3.6V	200			ms
	Program/Erase endurance			10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	T _J = 25°C		100			years
t _{Word}	Word or byte program time				35		
t _{Block, 0}	Block program time for 1st byte or word	1			30		
t _{Block, 1-63}	Block program time for each additional byte or word]			21		
t _{Block, End}	Block program end-sequence wait time	see Note 3			6		t _{FTG}
t _{Mass Erase}	Mass erase time]			5297		
t _{Seg Erase}	Segment erase time				4819		

- NOTES: 1. The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.
 - The mass erase duration generated by the flash timing generator is at least 11.1 ms (= 5297x1 / f_{FTG}, max = 5297 x 1 / 476 kHz).
 To achieve the required cumulative mass erase time the Flash Controller's mass erase operation can be repeated until this time is met. (A worst case minimum of 19 cycles is required.)
 - 3. These values are hardwired into the Flash Controller's state machine ($t_{FTG} = 1 / f_{FTG}$).

JTAG and Spy-Bi-Wire interface

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency		2.2 V/3 V	0		8	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse length		2.2 V/3 V	0.025		15	us
t _{SBW,En}	Spy-Bi-Wire enable time, TEST high to acceptance of first clock edge (see Note 1)		2.2 V/3 V			1	us
t _{SBW,Ret}	Spy-Bi-Wire return to normal operation time		2.2 V/3 V	15		100	us
,	TOK: I (m (m Nata 0)		2.2 V	0		5	MHz
f _{TCK}	TCK input frequency (see Note 2)		3 V	0		10	MHz
R _{Internal}	Internal pulldown resistance on TEST		2.2 V/3 V	25	60	90	kΩ

NOTES: 1. Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t_{SBW,En} time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.

2. f_{TCK} may be restricted to meet the timing requirements of the module selected.



MSP430F41x2 MIXED SIGNAL MICROCONTROLLER

SLAS648E - APRIL 2009 - REVISED MARCH 2011


electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

JTAG fuse (see Note 1)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
V _{CC(FB)}	Supply voltage during fuse-blow condition	T _A = 25°C		2.5		V
V_{FB}	Voltage level on TDI/TCLK for fuse-blow			6	7	V
I _{FB}	Supply current into TDI/TCLK during fuse blow				100	mA
t _{FB}	Time to blow fuse				1	ms

NOTES: 1. Once the fuse is blown, no further access to the MSP430 JTAG/Test and emulation features is possible. The JTAG block is switched to bypass mode.

Port P1 pin schematic: P1.0 to P1.4, input/output with Schmitt trigger



MSP430F41x2 MIXED SIGNAL MICROCONTROLLER


SLAS648E - APRIL 2009 - REVISED MARCH 2011

Port P1 (P1.0 to P1.4) pin functions

			CONT	ROL BITS / SIG	NALS
PIN NAME (P1.X)	X	FUNCTION	P1DIR.x	P1SEL.x	LCDS24 LCDS28
P1.0/TA0.0/S31	0	P1.x (I/O)	l: 0, O: 1	0	0
		Timer0_A3.CCI0A	0	1	0
		Timer0_A3.TA0	1	1	0
		S31	х	х	1 (LCDS28)
P1.1/TA0.0/MCLK/S30	1	P1.x (I/O)	l: 0, O: 1	0	0
		Timer0_A3.CCI0B	0	1	0
		MCLK	1	1	0
		S30	Х	х	1 (LCDS28)
P1.2/TA0.1/S29	2	P1.x (I/O)	l: 0, O: 1	0	0
		Timer0_A3.CCI1A	0	1	0
		Timer0_A3.TA1	1	1	0
		S29	х	х	1 (LCDS28)
P1.3/TA1.0/SVSOUT/S28	3	P1.x (I/O)	l: 0, O: 1	0	0
		Timer1_A5.CCI0B	0	1	0
		SVSOUT	1	1	0
		S28	х	х	1 (LCDS28)
P1.4/TA1.0/S27	4	P1.x (I/O)	l: 0, O: 1	0	0
		Timer1_A5.CCI0A	0	1	0
		Timer1_A5.TA0	1	1	0
		S27	Х	х	1 (LCDS24)



Port P1 pin schematic: P1.5, input/output with Schmitt trigger




Port P1 (P1.5) pin functions

			CONTROL BITS / SIGNALS				
PIN NAME (P1.X)	X	FUNCTION	P1DIR.x P1SEL.x		LCDS24 LCDS28		
P1.5/TA0CLK/CAOUT/S26	5	P1.x (I/O)	I: 0, O: 1	0	0		
		Timer0_A3.TACLK	0	1	0		
		CAOUT	1	1	0		
		S26	х	х	1 (LCDS24)		

NOTES: 1. x: Don't care

2. The input TA0CLK of P1.5 and P1.7 are logically ORed. Therefore only one of them should be enabled at a time to feed in TA0CLK.

Port P1 pin schematic: P1.6, input/output with Schmitt trigger




Port P1 (P1.6) pin functions

PIN NAME (P1.X)	IE (P1.X) X	FUNCTION	CONTROL BITS / SIGNALS			
. ,		FUNCTION	CAPD	P1DIR.x	P1SEL.x	
P1.6/ACLK/CA0	6	P1.x (I/O)	0	l: 0, O: 1	0	
		ACLK	0	1	1	
		CA0	1 (CAPD.0)	х	х	



Port P1 pin schematic: P1.7, input/output with Schmitt trigger



Port P1 (P1.7) pin functions


DIN NAME (D4 V)	V	FUNCTION	CONTROL BITS / SIGNALS			
PIN NAME (P1.X)	X	FUNCTION	CAPD	P1DIR.x	P1SEL.x	
P1.7/TA0CLK/CAOUT/CA1	7	P1.x (I/O)	0	I: 0, O: 1	0	
		Timer0_A3.TACLK	0	0	1	
		CAOUT	0	1	1	
		CA1	1 (CAPD.1)	х	х	

NOTES: 1. x: Don't care

2. The input TA0CLK of P1.5 and P1.7 are combined by a logical OR. Therefore, only one of them should be enabled at a time to feed in TA0CLK.

APPLICATION INFORMATION

Port P2 pin schematic: P2.0 to P2.7 input/output with Schmitt trigger





MSP430F41x2 MIXED SIGNAL MICROCONTROLLER


SLAS648E - APRIL 2009 - REVISED MARCH 2011

Port P2 (P2.0 to P2.7) pin functions

			CONT	ROL BITS / SIG	NALS
PIN NAME (P2.X)	х	FUNCTION	P2DIR.x	P2SEL.x	LCDS8 LCDS12
P2.0/TA1.1/S15	0	P2.x (I/O)	l: 0, O: 1	0	0
		Timer1_A5.TA1	1	1	0
		S15	х	х	1 (LCDS12)
P2.1/TA1.2/S14	1	P2.x (I/O)	l: 0, O: 1	0	0
		Timer1_A5.TA2	1	1	0
		S14	Х	х	1 (LCDS12)
P2.2/TA1.3/S13	2	P2.x (I/O)	l: 0, O: 1	0	0
		Timer1_A5.TA3	1	1	0
		S13	х	х	1 (LCDS12)
P2.3/TA1.4/S12	3	P2.x (I/O)	l: 0, O: 1	0	0
		Timer1_A5.TA4	1	1	0
		S12	х	х	1 (LCDS12)
P2.4/S11	4	P2.x (I/O)	l: 0, O: 1	0	0
		S11	х	х	1 (LCDS8)
P2.5/S10	5	P2.x (I/O)	I: 0, O: 1	0	0
		S10	Х	х	1 (LCDS8)
P2.6/S9	6	P2.x (I/O)	I: 0, O: 1	0	0
		S9	х	х	1 (LCDS8)
P2.7/S8	7	P2.x (I/O)	I: 0, O: 1	0	0
		S8	х	х	1 (LCDS8)

APPLICATION INFORMATION

Port P3 pin schematic: P3.0 to P3.7 input/output with Schmitt trigger




MSP430F41x2 MIXED SIGNAL MICROCONTROLLER

SLAS648E - APRIL 2009 - REVISED MARCH 2011

Port P3 (P3.0 to P3.7) pin functions

			CONT	ROL BITS / SIG	NALS
PIN NAME (P3.X)	Х	FUNCTION	P3DIR.x	P3SEL.x	LCDS16 LCDS20
P3.0/TA1.2/S23	0	P3.x (I/O)	I: 0, O: 1	0	0
		Timer1_A5.CCl2A	0	1	0
		Timer1_A5.TA2	1	1	0
		S23	х	х	1 (LCDS20)
P3.1/TA1.3/S22	1	P3.x (I/O)	I: 0, O: 1	0	0
		Timer1_A5.CCl3A	0	1	0
		Timer1_A5.TA3	1	1	0
		S22	х	х	1 (LCDS20)
P3.2/TA1.4/S21	2	P3.x (I/O)	I: 0, O: 1	0	0
		Timer1_A5.CCI4A	0	1	0
		Timer1_A5.TA4	1	1	0
		S21	х	х	1 (LCDS20)
P3.3/TA0.0/TA1CLK/S20	3	P3.x (I/O)	I: 0, O: 1	0	0
		Timer1_A5.TACLK	0	1	0
		Timer0_A3.TA0	1	1	0
		S20	х	х	1 (LCDS20)
P3.4/CAOUT/S19	4	P3.x (I/O)	I: 0, O: 1	0	0
		CAOUT	1	1	0
		S19	х	х	1 (LCDS16)
P3.5/S18	5	P3.x (I/O)	I: 0, O: 1	0	0
		S18	х	Х	1 (LCDS16)
P3.6/S17	6	P3.x (I/O)	I: 0, O: 1	0	0
		S17	х	Х	1 (LCDS16)
P3.7/S16	7	P3.x (I/O)	I: 0, O: 1	0	0
		S16	х	х	1 (LCDS16)

Port P4 pin schematic: P4.0 to P4.7 input/output with Schmitt trigger




Port P4 (P4.0 to P4.7) pin functions

			CONT	ROL BITS / SIG	NALS
PIN NAME (P4.X)	Х	FUNCTION	P4DIR.x	P4SEL.x	LCDS4 LCDS0
P4.0/S7	0	P4.x (I/O)	I: 0, O: 1	0	0
		S7	х	х	1 (LCDS4)
P4.1/S6	1	P4.x (I/O)	l: 0, O: 1	0	0
		S6	х	х	1 (LCDS4)
P4.2/S5	2	P4.x (I/O)	I: 0, O: 1	0	0
		S5	х	х	1 (LCDS4)
P4.3/S4	3	P4.x (I/O)	I: 0, O: 1	0	0
		S4	х	х	1 (LCDS4)
P4.4/S3	4	P4.x (I/O)	I: 0, O: 1	0	0
		S3	х	х	1 (LCDS0)
P4.5/S2	5	P4.x (I/O)	I: 0, O: 1	0	0
		S2	х	х	1 (LCDS0)
P4.6/S1	6	P4.x (I/O)	I: 0, O: 1	0	0
		S1	х	×	1 (LCDS0)
P4.7/ADC10CLK/S0	7	P4.x (I/O)	l: 0, O: 1	0	0
		ADC10CLK	1	1	0
		S0	Х	Х	1 (LCDS0)



Port P5 pin schematic: P5.0, input/output with Schmitt trigger




Port P5 (P5.0) pin functions

DINI NAME (DE VI	x	FUNCTION	CONTROL BITS / SIGNALS				
PIN NAME (P5.X)	^	FUNCTION	P5DIR.x	P5SEL.x	LCDS24		
P5.0/TA1.1/S24	0	P5.x (I/O)	I: 0, O: 1	0	0		
		Timer1_A5.CCl1A	0	1	0		
		Timer1_A5.TA1	1	1	0		
		S24	х	х	1		

NOTES: 1. x: Don't care

Port P5 pin schematic: P5.1 to P5.7, input/output with Schmitt trigger




Port P5 (P5.1 to P5.7) pin functions

DINI NAME (DE VI		FUNCTION	CONTROL BIT	S / SIGNALS
PIN NAME (P5.X)	X	FUNCTION	P5DIR.x	P5SEL.x
P5.1/R23	1	P5.x (I/O)	I: 0, O: 1	0
		R23	х	1
P5.2/LCDREF/R13	2	P5.x (I/O)	I: 0, O: 1	0
		R13 or LCDREF	х	1
P5.3/R03	3	P5.x (I/O)	I: 0, O: 1	0
		R03	х	1
P5.4/COM3	4	P5.x (I/O)	I: 0, O: 1	0
		COM3	Х	1
P5.5/COM2	5	P5.x (I/O)	I: 0, O: 1	0
		COM2	Х	1
P5.6/COM1	6	P5.x (I/O)	I: 0, O: 1	0
		COM1	х	1
P5.7/COM0	7	P5.x (I/O)	I: 0, O: 1	0
		СОМО	х	1



Port P6 pin schematic: P6.0, input/output with Schmitt trigger




Port P6 (P6.0) pin functions

PIN NAME (P6.X)	v	FUNCTION		CONTROL BIT	TS / SIGNALS	
PIN NAME (PO.A)	X	FUNCTION	CAPD	ADC10AE0.y	P6DIR.x	P6SEL.x
P6.0/TA1.2/A2/CA4	0	P6.x (I/O)	0	0	I: 0, O: 1	0
		Timer1_A5.TA2	0	0	1	1
		A2	х	1 (y=2)	х	х
		CA4	1 (CAPD.4)	х	х	х

APPLICATION INFORMATION

Port P6 pin schematic: P6.1 and P6.2, inpututput with Schmitt trigger



Port P6 (P6.1 and P6.2) pin functions


PIN NAME (P6.X)	\ ,	FUNCTION	CONTROL BITS / SIGNALS		
PIN NAME (PO.A)	X	FUNCTION	P6DIR.x	P6SEL.x	
P6.1/UCB0SOMI/UCB0SCL	1	P6.x (I/O)	I: 0, O: 1	0	
		UCB0SOMI/UCB0SCL (see Note 2)	х	1	
P6.2/UCB0SIMO/UCB0SDA	2	P6.x (I/O)	I: 0, O: 1	0	
		UCB0SIMO/UCB0SDA (see Note 2)	х	1	

NOTES: 1. x: Don't care

2. The pin direction is controlled by the USCI module.



Port P6 pin schematic: P6.3 and P6.4, input/output with Schmitt trigger



Port P6 (P6.3 and P6.4) pin functions

DIN NAME (De V)		FUNCTION		CONTROL BIT	rs / Signals	
PIN NAME (P6.X)	X	FUNCTION	CAPD	ADC10AE0.y	P6DIR.x	P6SEL.x
P6.3/UCB0STE/	3	P6.x (I/O)	0	0	I: 0, O: 1	0
UCA0CLK/A3/CA5/		UCB0STE/UCA0CLK (see Note 2)	0	0	х	1
$N_{\text{eref-}}N_{\text{ref-}}$		A3/V _{eref-} /V _{ref-}	х	1 (y=3)	х	Х
		CA5	1 (CAPD.5)	х	х	Х
P6.4/UCB0CLK/	4	P6.x (I/O)	0	0	I: 0, O: 1	0
UCA0STE/A4/CA6/		UCB0CLK/UCA0STE (see Note 2)	0	0	х	1
$N_{\text{eref+}}N_{\text{ref+}}$		A4/V _{eref+} /V _{ref+}	х	1 (y=4)	х	Х
		CA6	1 (CAPD.6)	х	х	х


NOTES: 1. x: Don't care

2. The pin direction is controlled by the USCI module.



APPLICATION INFORMATION

Port P6 pin schematic: P6.5 and P6.6, input/output with Schmitt trigger



Port P6 (P6.5 and P6.6) pin functions


DIN NAME (DC V)	Ī.,		CONTROL BITS / SIGNALS				
PIN NAME (P6.X)	X	FUNCTION	ADC10AE0.y	P6DIR.x	P6SEL.x		
P6.5/UCA0RXD/	5	P6.x (I/O)	0	I: 0, O: 1	0		
UCA0SOMI/A5		UCA0RXD/UCA0SOMI (see Note 2)	0	х	1		
		A5	1 (y=5)	х	х		
P6.6/UCA0TXD/	6	P6.x (I/O)	0	I: 0, O: 1	0		
UCA0SIMO/A6		UCA0TXD/UCA0SIMO (see Note 2)	0	х	1		
		A6	1 (y=6)	х	х		

NOTES: 1. x: Don't care

2. The pin direction is controlled by the USCI module.




Port P6 pin schematic: P6.7, input/output with Schmitt trigger



Port P6 (P6.7) pin functions

DIN NAME (DE V)		FUNCTION		CONT	ROL BITS / SIGI	NALS	
PIN NAME (P6.X)	Х	FUNCTION	VLDx = 15	CAPD	ADC10AE0	P6DIR.x	P6SEL.x
P6.7/A7/CA7/SVSIN	7	P7.x (I/O)	0	0	0	I: 0, O: 1	0
		A7	0	х	1 (y = 7)	х	х
		CA7	0	1 (CAPD.7)	х	х	х
		SVSIN	1	0	0	х	х

Port P7 pin schematic: P7.0 to P7.3, input/output with Schmitt trigger



Port P7 (P7.0 to P7.3) pin functions


DIN NAME (DZ V)				CONTROL BIT	S / SIGNALS	
PIN NAME (P7.X)	X	FUNCTION	JTAG Mode	P7DIR.x	P7SEL.x	LCDS32
P7.0/TDO/TDI/S32	0	P7.x (I/O)	0	I: 0, O: 1	0	0
		TDO/TDI (see Note 1)	1	х	х	Х
		S32	0	х	х	1
P7.1/TDI/TCLK/S33	1	P7.x (I/O)	0	I: 0, O: 1	0	0
		TDI/TCLK (see Note 1)	1	х	х	Х
		S33	0	х	х	1
P7.2/TMS/S34	2	P7.x (I/O)	0	I: 0, O: 1	0	0
		TMS (see Note 1)	1	х	х	Х
		S34	0	х	х	1
P7.3/TCK/S35	3	P7.3 (I/O)	0	I: 0, O: 1	0	0
		TCK (see Note 1)	1	х	х	Х
		S35	0	х	х	1

NOTES: 1. In JTAG Mode the internal pullup/pulldown resistors are disabled.

2. X: Don't care.



Port P7 pin schematic: P7.4 and P7.5, input/output with Schmitt trigger




Port P7 (P7.4 and P7.5) pin functions

DIN NAME (DZ V)	,			CONTROL BIT	TS / SIGNALS	
PIN NAME (P7.X)	X	FUNCTION	CAPD	ADC10AE0.y	P7DIR.x	P7SEL.x
P7.4/TA1.4/A0/CA2	4	P7.x (I/O)	0	0	l: 0, O: 1	0
		Timer1_A5.TA4	0	0	1	1
		Timer1_A5.CCI4B	0	0	0	1
		A0	х	1 (y=0)	х	Х
		CA2	1 (CAPD.2)	х	х	Х
P7.5/TA1.3/A1/CA3	5	P7.x (I/O)	0	0	l: 0, O: 1	0
		Timer1_A5.TA3	0	0	1	1
		Timer1_A5.CCl3B	0	0	0	1
		A1	х	1 (y=1)	х	Х
		CA3	1 (CAPD.3)	х	х	х

NOTES: 1. x: Don't care

Port P7 pin schematic: P7.6, input/output with Schmitt trigger




Port P7 (P7.6) pin functions

PIN NAME (P7.X)	V	FUNCTION	CONTROL BITS / SIGNALS				
PIN NAME (P7.A)	^	FUNCTION	P7DIR.x	P7SEL.x	LCDS24		
P7.6/TA0.2/S25	6	P7.x (I/O)	l: 0, O: 1	0	0		
		Timer0_A3.CCI2A	0	1	0		
		Timer0_A3.TA2	1	1	0		
		S25	х	х	1		



JTAG pins: TMS, TCK, TDI/TCLK, TDO/TDI, input/output with Schmitt trigger



During Programming Activity and During Blowing of the Fuse, Pin TDO/TDI Is Used to Apply the Test Input Data for JTAG Circuitry

JTAG fuse check mode

For details on the JTAG fuse check mode, see the *MSP430 Memory Programming User's Guide* (SLAU265) chapter "Fuse Check and Reset of the JTAG State Machine (TAP Controller)".

MSP430F41x2 MIXED SIGNAL MICROCONTROLLER

SLAS648E - APRIL 2009 - REVISED MARCH 2011

Data Sheet Revision History

LITERATURE NUMBER	SUMMARY
SLAS648	Production Data release
	Changed TDI/TCLK to TEST in Note 1 of "absolute maximum ratings" table (page 23)
SLAS648A	Changed lower limit of Storage temperature, Programmed device from -40°C to -55°C in "absolute maximum ratings" table (page 23)
SLAS648B	Corrected Timer_A3 Signal Connections and Timer_A5 Signal Connections tables (pages 17, 18) Removed bullet indicating that Segment A contains calibration data (page 15)
SLAS648C	Added note to functional block diagram (page 5)
SLAS648D	In "absolute maximum ratings" table, changed LFXT1 crystal frequency, f _(LFXT1) MIN from 450 to 0.45 MHz (with ceramic resonator) and from 1000 to 1 MHz (with crystal) (page 23) In "crystal oscillator, LFXT1, high frequency modes" table, changed f _{LFXT1} MAX from 8 to 6 MHz for both ceramic and crystal resonator (page 36)t _{d(SVSon)}
SLAS648E	Changed limits on t _{d(SVSon)} parameter (page 31)







30-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins			Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
MSP430F4132IPM	ACTIVE	LQFP	PM	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F4132	Samples
MSP430F4132IPMR	ACTIVE	LQFP	PM	64	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F4132	Samples
MSP430F4132IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430 F4132	Samples
MSP430F4132IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430 F4132	Samples
MSP430F4152IPM	ACTIVE	LQFP	PM	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F4152	Samples
MSP430F4152IPMR	ACTIVE	LQFP	PM	64	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F4152	Samples
MSP430F4152IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430 F4152	Samples
MSP430F4152IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		M430 F4152	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

30-Aug-2018

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Sep-2018

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F4132IPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2
MSP430F4132IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
MSP430F4132IRGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
MSP430F4152IPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2
MSP430F4152IRGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2

www.ti.com 30-Sep-2018



*All dimensions are nominal

7 til difficilisions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F4132IPMR	LQFP	PM	64	1000	367.0	367.0	45.0
MSP430F4132IRGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
MSP430F4132IRGZT	VQFN	RGZ	48	250	210.0	185.0	35.0
MSP430F4152IPMR	LQFP	PM	64	1000	350.0	350.0	43.0
MSP430F4152IRGZT	VQFN	RGZ	48	250	210.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RGZ (S-PVQFN-N48)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters



RGZ (S-PVQFN-N48)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



PM (S-PQFP-G64)

PLASTIC QUAD FLATPACK

1



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026
- D. May also be thermally enhanced plastic with leads connected to the die pads.

PM (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated