


Computer Organization & Architecture

Lab 1

Objective: To analyze the efficiency of different adder topologies in terms of processing delay.

Problem 1: Implement addition of two 4-bit unsigned numbers A and B provided 4 full adders and two 4-bit registers R0 and R1.

Description of 1-bit Full Adder:




where,

$$\text{sum} = a \oplus b \oplus \text{cin}, \quad \text{and} \\ \text{cout} = (a \& b) \mid (\text{cin} \& (a \oplus b))$$

Approach: To solve the above problem, I will join the 4 full adders parallelly such that, cout of 1 full adder goes to cin of another full adder like shown below.

(Model better known as Ripply Carry Addder)



here, $C_0 = 0$ and C_4 will be final carry of the addition of A and B

Verilog Code: Below is a screenshot from the eda playground for the implementation of above problem using verilog code.

(The code is also attached as q1_design.sv and q1_testbench.sv with this submission)



```

1 // A 1-bit Full Adder that add two bits and give their sum and carry
2 module fullAdder(a, b, cin, sum, cout);
3   input a, b, cin; // bits of a, b, and cin (carry_In)
4   output sum, cout; // bits of sum and cout (carry_Out)
5
6   // Using assign and concatenation, adding the values of input and assigning them to the output
7   assign {cout, sum} = a + b + cin;
8
9 endmodule
10
11 // A 4-bit Full Adder that uses 4 1-bit full adders to perform addition of 2 4-bit Unsigned integers
12 // The Device Under Test (DUT)
13 module adder(A, B, Sum, Cout);
14   input [3:0] A, B; // Input 4-bit unsigned integers
15   output [3:0] Sum; // Output 4-bit Sum of A and B
16   output Cout; // Output Carry of addition of A and B
17   wire c0, c1, c2; // Using intermediate wires to join 4 Full adders
18
19   // Taking each bit of A and B and putting sum bit to Sum
20
21   // For the first full adder cin = 0 and cout goes to c0
22   fullAdder f0(.a(A[0]), .b(B[0]), .cin(0), .sum(Sum[0]), .cout(c0));
23   // For the second full adder cin = c0 and cout goes to c1
24   fullAdder f1(.a(A[1]), .b(B[1]), .cin(c0), .sum(Sum[1]), .cout(c1));
25   // For the first full adder cin = c1 and cout goes to c2
26   fullAdder f2(.a(A[2]), .b(B[2]), .cin(c1), .sum(Sum[2]), .cout(c2));
27   // For the first full adder cin = 2 and cout goes to final carry out (Cout)
28   fullAdder f3(.a(A[3]), .b(B[3]), .cin(c2), .sum(Sum[3]), .cout(Cout));
29
30 endmodule

```



```

1 // Test Bench for 4-bit Full Adder
2 module tb();
3   reg [3:0] a, b; // Registers a and b
4   wire [3:0] sum; // Wire for sum
5   wire cout; // Wire for cout
6   integer i, j; // integers i and j to run the loop
7
8   // Instantiating DUT
9   adder add(.A(a), .B(b), .Sum(sum), .Cout(cout));
10
11   // To generate wave forms when using Synopsys VCS Simulator
12   initial begin
13     $dumpfile("dump.vcd");
14     $dumpvars();
15   end
16
17   // Applying stimulus
18   initial begin
19     // Generating all the 4-bit binary numbers i.e from [0, 15]
20     // and testing for every possible addition
21     for(i = 0; i <= 15; i = i + 1) begin
22       #10 a = i;
23       for(j = 0; j <= 15; j = j + 1) begin
24         #10 b = j;
25       end
26     end
27     // As I am checking for many inputs, waveform build may be
28     // cluttered. Zoom in and scroll sideways to see clearly.
29   end
30
31   // Stimulus for waveform in the snapshot in pdf
32   // initial begin
33   //   a = 4'b0001;
34   //   b = 4'b0010;
35   //
36   //   #5
37   //   a = 4'b0010;
38   //   b = 4'b0110;
39   //
40   //   #5
41   //   a = 4'b1111;
42   //   b = 4'b1111;
43   // end
44
45   // Displaying Outputs
46   always @ (sum or cout) begin
47     $monitor ("a=0x%0h b=0x%0h sum=0x%0h cout=0x%0h", a, b, sum, cout);
48   end
49
50 endmodule


```

Experimental Results:

Critical Path (Evaluated using VTR 7.0 Simulator) = 1.21846 ns


```
Nets on critical path: 2 normal, 0 global.  
Total logic delay: 7.7237e-10 (s), total net delay: 4.46088e-10 (s)  
Final critical path: 1.21846 ns  
f_max: 820.709 MHz  
  
Least slack in design: -1.21846 ns  
  
Routing took 0 seconds.  
The entire flow of VPR took 0.09 seconds.  
OK  
Done
```

Waveform: (Made using Synopsys VCS 2020.03 Simulator)




Problem 2: Implement addition of two 4-bit unsigned numbers A and B provided 1 full adder and two 4-bit registers R0 and R1.

Approach: To solve the above problem, I will use the registers as memory element and create a sequential circuit. For the reset of my circuit, I will set my register values to given numbers A and B and output sum and carry to 0. Then for every clock cycle, I will use the given 1-bit full adder to calculate the sum of 0th bits of R0 and R1 and store it in my 3rd bit of Sum. Then I will shift my all values of Sum, R0 and R1 to one bit right, so that in the next clock cycle next bits will add up and get stored in Sum. After 4 clock cycles, I will have my final sum in Sum calculated and Cout as my carry.



Verilog Code: Below is a screenshot from the eda playground for the implementation of above problem using verilog.

(The code is also attached as q2_design.sv and q2_testbench.sv with this submission)

```
design.sv 
1 // 111901030
2 // Mayank Singla
3
4 // A 1-bit Full Adder that add two bits and give their sum and carry
5 module fullAdder(a, b, cin, sum, cout);
6     input a, b, cin; // bits of a, b, and cin (carry_In)
7     output sum, cout; // bits of sum and cout (carry_Out)
8
9     reg sum, cout; // Making them of reg type
10
11     always @ (a or b or cin) begin // Always when either a or b or cin changes
12         sum = a ^ b ^ cin; // Calculating sum as per formula
13         cout = ((a & b) | (cin & (a ^ b))); // Calculating cout as per formula
14     end
15
16 endmodule
17
18 // A 4-bit Full Adder that uses 1 1-bit full adder and 2 4-bit registers
19 // To add 2 4-bit unsigned numbers A and B
20 // The Device Under Test (DUT)
21 module adder(Clock, Reset, A, B, Sum, Cout);
22     input Clock, Reset; // Clock and Reset for sequential circuit
23     input [3:0] A, B; // Input 4-bit unsigned numbers
24     output [3:0] Sum; // Output sum of A and B
25     output Cout; // Output carry of summation of A and B
26
27     reg [3:0] Sum; // Making it of reg type
28     reg Cout; // Making it of reg type
29
30     reg [3:0] temp_A, temp_B; // Registers R0 and R1 to store inputs
31     wire cin, sum, cout; // Wires to perform 1-bit addition
32
33     // cin will always be equal to Cout
34     // Hence, whenever Cout changes, cin also changes
35     assign cin = Cout;
36
37     // Using 1-bit full adder to perform addition
38     // I will always perform addition of 0th bits of registers,
39     // and then shift the bits of registers on every clock edge,
40     // hence my other output values also changes whenever I shift the bits
41     fullAdder f(.a(temp_A[0]), .b(temp_B[0]), .cin(cin), .sum(sum), .cout(cout));
42
43     // On every positive edge of clock or negative edge or reset
44     always @ (posedge Clock or negedge Reset) begin
45         if (Reset == 1'b0) begin // If it is negative edge of reset
46             Sum <= 4'b0000; // Resetting Sum to 0
47             Cout <= 1'b0; // Resetting Cout to 0
48             temp_A <= A; // Resetting temp_A to hold value of A again
49             temp_B <= B; // Resetting temp_B to hold value of B again
50         end else begin // else if it is positive edge of clock
51             // Shifting my Sum bits to right by 1
52             Sum[0] <= Sum[1];
53             Sum[1] <= Sum[2];
54             Sum[2] <= Sum[3];
55             // Sum[3] will be the new sum calculated by full adder
56             Sum[3] <= sum;
57             // Cout will be the new cout calculated by full adder
58             Cout <= cout;
59
60             // Shifting the bits of my R0 register by 1, so in next addition, next bit of it will be taken
61             temp_A[0] <= temp_A[1];
62             temp_A[1] <= temp_A[2];
63             temp_A[2] <= temp_A[3];
64             temp_A[3] <= 1'b0;
65
66             // Shifting the bits of my R1 register by 1, so in next addition, next bit of it will be taken
67             temp_B[0] <= temp_B[1];
68             temp_B[1] <= temp_B[2];
69             temp_B[2] <= temp_B[3];
70             temp_B[3] <= 1'b0;
71         end
72     end
73 end
74
75 endmodule
```




```

1 // 111901030
2 // Mayank Singla
3
4 // Test Bench for 4-bit Full Adder
5 module tb();
6     reg clock, reset; // reg type variables clock and reset
7     reg [3:0] a, b; // reg type variables a and b
8     wire cout; // wire for cout
9     wire [3:0] sum; // wire for sum
10    integer i, j; // integers i and j to run the loop
11
12    // Instantiating DUT
13    adder add(.Clock(clock), .Reset(reset), .A(a), .B(b), .Sum(sum), .Cout(cout));
14
15    // To generate wave forms when using Synopsis VCS Simulator
16    initial begin
17        $dumpfile("dump.vcd");
18        $dumpvars();
19    end
20
21    // Generating clock
22    initial begin
23        clock = 1'b0;
24        forever #10 clock = ~clock;
25    end
26
27    // Applying stimulus
28    initial begin
29        // Generating all the 4-bit binary numbers i.e from [0, 15]
30        // and testing for every possible addition
31        for(i = 0; i <= 15; i = i + 1) begin
32            for(j = 0; j <= 15; j = j + 1) begin
33                #10
34                reset = 1'b0; // Providing inputs
35                a = i;
36                b = j;
37
38                #10
39                // Changing it's value so that on next clock cycle, addition can start taking place
40                reset = 1'b1;
41
42                #90
43                reset = 1'b0;
44            end
45        end
46        // As I am checking for many inputs, waveform build may be
47        // cluttered. Zoom in and scroll sideways to see clearly.
48        $finish;
49    end
50
51    // Stimulus for waveform in the snapshot in pdf
52    // initial begin
53    //     reset = 1'b0;
54    //     a = 4'b1111;
55    //     b = 4'b1111;
56    //
57    //     #5 reset = 1'b1;
58    //
59    //     #80
60    //     reset = 1'b0;
61    //     $finish;
62    // end
63
64 endmodule

```

Experimental Results:

Critical Path (Evaluated using VTR 7.0 Simulator) = 0.545 ns

Nets on critical path: 0 normal, 0 global.
 Total logic delay: 5.45e-10 (s), total net delay: 0 (s)
 Final critical path: 0.545 ns
 f_max: 1834.86 MHz


Least slack in design: -0.545 ns

Routing took 0.01 seconds.
 The entire flow of VPR took 0.1 seconds.

OK

Done

Waveform: (Made using Synopsys VCS 2020.03 Simulator)



The final value of Sum of A = 15 (1111) and B = 15 (1111) is Sum = 14 (1110) and Cout = 1
(The Binary number generated was (11110) = 30, which due to overflow, Sum = 14 (1110) and Cout = 1)

Conclusion:

From the above two analysis of problems, it can be clearly seen that value of Critical Path is less in second case and more in first case.

Also, the hardware required is more in first case and less in second case.

Hence, we can say that second approach has better performance than the first approach.
So, for doing addition, we should definitely go with the second approach.

Submitted By:

Mayank Singla