Rockchip RK3588 Datasheet

Revision History

| Date | Revision | Description |
|------------|----------|--|
| 2022-03-28 | 1.3 | Update Package information and operating condition |
| 2022-03-14 | 1.2 | Update recommended operating condition |
| 2022-01-24 | 1.1 | Update the description |
| 2021-12-20 | 1.0 | Initial Release for special reference |

Table of Content

| Table of Content | 2 |
|--|----|
| Figure Index | |
| Table Index | |
| Warranty Disclaimer | 5 |
| Chapter 1 Introduction | 6 |
| 1.1 Overview | 6 |
| 1.2 Features | |
| 1.3 Block Diagram | |
| Chapter 2 Package Information | |
| | |
| 2.1 Order Information | 17 |
| 2.2 Top Marking | 1/ |
| 2.3 Package Dimension | |
| 2.4 MSL Information | |
| 2.5 Lead Finish/Ball material Information | |
| Chapter 3 Electrical Specification | |
| | |
| 3.1 Absolute Ratings | 28 |
| 3.2 Recommended Operating Condition | 29 |
| 3.3 DC Characteristics | |
| 3.4 Electrical Characteristics for General IO | |
| 3.5 Electrical Characteristics for PLL | |
| 3.6 Electrical Characteristics for PCIe2/SATA Interface | |
| 3.7 Electrical Characteristics for MIPI CDPHY interface | |
| 3.8 Electrical Characteristics for MIPI CSI DPHY interface | |
| 3.9 Electrical Characteristics for SARADC | |
| 3.10 Electrical Characteristics for TSADC | |
| Chapter 4 Thermal Management | |
| 4.1 Overview | 34 |
| 4.2 Package Thermal Characteristics | |

Figure Index

| Fig. | 1-1 | Block Diagram | 16 |
|------|-----|---------------------|----|
| | | Package definition | |
| | | Package Top View | |
| | | Package Bottom View | |
| | | Package Side View | |
| _ | | Package Dimension | |



Table Index

| Table 2-1 Pin Number Order Information | 19 |
|---|----|
| Table 3-1 Absolute ratings | 28 |
| Table 3-2 Recommended operating condition | |
| Table 3-3 DC Characteristics | |
| Table 3-4 Electrical Characteristics for Digital General IO | |
| Table 3-5 Electrical Characteristics for INT PLL | 32 |
| Table 3-6 Electrical Characteristics for FRAC PLL | 32 |
| Table 3-7 Electrical Characteristics for DDR PLL | |
| Table 3-8 Electrical Characteristics for PCIe2/SATA Interface | |
| Table 3-9 Electrical Characteristics for MIPI CDPHY interface | |
| Table 3-10 Electrical Characteristics for SARADC | |
| Table 3-11 Electrical Characteristics for TSADC | |
| Table 4-1 Thermal Resistance Characteristics | |
| | |

Warranty Disclaimer

Rockchip Electronics Co., Ltd makes no warranty, representation or guarantee (expressed, implied, statutory, or otherwise) by or with respect to anything in this document, and shall not be liable for any implied warranties of non-infringement, merchantability or fitness for a particular purpose or for any indirect, special or consequential damages.

Information furnished is believed to be accurate and reliable. However, Rockchip Electronics Co., Ltd assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use.

Rockchip Electronics Co., Ltd's products are not designed, intended, or authorized for using as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Rockchip Electronics Co., Ltd's product could create a situation where personal injury or death may occur, should buyer purchase or use Rockchip Electronics Co., Ltd's products for any such unintended or unauthorized application, buyers shall indemnify and hold Rockchip Electronics Co., Ltd and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Rockchip Electronics Co., Ltd was negligent regarding the design or manufacture of the part.

Copyright and Patent Right

Information in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co., Ltd 's products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Rockchip Electronics Co., Ltd does not convey any license under its patent rights nor the rights of others.

All copyright and patent rights referenced in this document belong to their respective owners and shall be subject to corresponding copyright and patent licensing requirements.

Trademarks

Rockchip and Rockchip TM logo and the name of Rockchip Electronics Co., Ltd's products are trademarks of Rockchip Electronics Co., Ltd. and are exclusively owned by Rockchip Electronics Co., Ltd. References to other companies and their products use trademarks owned by the respective companies and are for reference purpose only.

Confidentiality

The information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the confidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third party.

Reverse engineering or disassembly is prohibited.

ROCKCHIP ELECTRONICS CO., LTD. RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRODUCTS OR PRODUCT SPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR DESIGN AT ANY TIME AND WITHOUT NOTICE AND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.

Copyright © 2022 Rockchip Electronics Co., Ltd.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Rockchip Electronics Co., Ltd.

Chapter 1 Introduction

1.1 Overview

RK3588 is a low power, high performance processor for ARM-based PC and Edge Computing device, personal mobile internet device and other digital multimedia applications, and integrates quad-core Cortex-A76 and quad-core Cortex-A55 with separately NEON coprocessor.

Many embedded powerful hardware engines provide optimized performance for high-end application. RK3588 supports H.265 and VP9 decoder by 8K@60fps, H.264 decoder by 8K@30fps, and AV1 decoder by 4K@60fps, also support H.264 and H.265 encoder by 8K@30fps, high-quality JPEG encoder/decoder, specialized image preprocessor and postprocessor.

Embedded 3D GPU makes RK3588 completely compatible with OpenGLES 1.1, 2.0, and 3.2, OpenCL up to 2.2 and Vulkan1.2. Special 2D hardware engine with MMU will maximize display performance and provide very smoothly operation.

RK3588 introduces a new generation totally hardware-based maximum 48-Megapixel ISP (image signal processor). It implements a lot of algorithm accelerators, such as HDR, 3A, LSC, 3DNR, 2DNR, sharpening, dehaze, fisheye correction, gamma correction and so on.

The build-in NPU supports INT4/INT8/INT16/FP16 hybrid operation and computing power is up to 6TOPs. In addition, with its strong compatibility, network models based on a series of frameworks such as TensorFlow/MXNet/PyTorch/Caffe can be easily converted.

RK3588 has high-performance quad channel external memory interface (LPDDR4/LPDDR4X/LPDDR5) capable of sustaining demanding memory bandwidths, also provides a complete set of peripheral interface to support very flexible applications.

1.2 Features

The features listed below which may or may not be present in actual product, may be subject to the third party licensing requirements. Please contact Rockchip for actual product feature configurations and licensing requirements.

1.2.1 Microprocessor

- Quad-core ARM Cortex-A76 MPCore processor and quad-core ARM Cortex-A55 MPCore processor, both are high-performance, low-power and cached application processor
- DSU (DynamIQ Shared Unit) comprises the L3 memory system, control logic, and external interfaces to support a DynamIQ cluster
- Full implementation of the ARM architecture v8-A instruction set, ARM Neon Advanced SIMD (single instruction, multiple data) support for accelerating media and signal processing
- ARMv8 Cryptography Extensions
- Trustzone technology support
- Integrated 64KB L1 instruction cache, 64KB L1 data cache and 512KB L2 cache for each Cortex-A76
- Integrated 32KB L1 instruction cache, 32KB L1 data cache and 128KB L2 cache for each Cortex-A55
- Quad-core Cortex-A76 and Quad-core Cortex-A55 share 3MB L3 cache
- Eight separate power domains for CPU core system to support internal power switch and externally turn on/off based on different application scenario
 - PD CPU 0: 1st Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
 - PD CPU 1: 2nd Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
 - PD CPU 2: 3rd Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
 - PD_CPU_3: 4th Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
 - PD_CPU_4: 1st Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
 - PD_CPU_5: 2nd Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
 - PD_CPU_6: 3rd Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
 - PD CPU 7: 4th Cortex-A76 + Neon + FPU + L1/L2 I/D Cache

Three isolated voltage domains to support DVFS, one for A76_0 and A76_1, one for A76_2 and A76_3, the other for DSU and Cortex-A55.

1.2.2 Memory Organization

- Internal on-chip memory
 - BootRom
 - Support system boot from the following device:
 - > SPI interface
 - eMMC interface
 - SD/MMC interface
 - Support system code download by the following interface:
 - USB OTG interface
 - Share Memory in the voltage domain of VD_LOGIC
 - PMU SRAM in VD PMU for low power application
- External off-chip memory
 - Dynamic Memory Interface
 - ◆ Compatible with JEDEC standards LPDDR4/LPDDR4X/LPDDR5
 - ◆ Support four channels, each channel 16bits data widths
 - ◆ Support up to 2 ranks (chip selects) for each channel
 - ◆ Totally up to 32GB address space
 - ◆ Low power modes, such as power-down and self-refresh for SDRAM
 - eMMC Interface
 - ◆ Fully compliant with JEDEC eMMC 5.1 and eMMC 5.0 specification
 - ◆ Backward compliant with eMMC 4.51 and earlier versions specification.
 - ◆ Support HS400, HS200, DDR50 and legacy operating modes
 - ◆ Support three data bus width: 1bit, 4bits or 8bits
 - SD/MMC Interface
 - ◆ Compatible with SD3.0, MMC ver4.51
 - ♦ Data bus width is 4bits
 - Flexible Serial Flash Interface(FSPI)
 - ◆ Support transfer data from/to serial flash device
 - Support 1bit, 2bits or 4bits data bus width
 - ◆ Support 2 chips select

1.2.3 System Component

- MCU
 - Three Cortex-M0 MCUs inside RK3588
 - MCU in VD_PMU integrate 16KB Cache and 16KB TCM
 - MCU in VD_NPU integrate 16KB Cache and 64KB TCM
 - MCU in PD_CENTER integrate 32KB TCM
 - Integrated Programmable Interrupt Controller, all IRQ lines connected to GIC for CPU also connect to MCU in VD_PMU(PMU_M0) and PD_CENTER(DDR_M0)
 - Integrated Debug Controller with JTAG interface
- CRU (clock & reset unit)
 - Support total 18 PLLs to generate all clocks
 - One oscillator with 24MHz clock input
 - Support clock gating control for individual components
 - Support global soft-reset control for whole chip, also individual soft-reset for each component
- PMU(power management unit)
 - Multiple configurable work modes to save power by different frequency or automatic clock gating control or power domain on/off control
 - Lots of wakeup sources in different mode
 - Support 10 separate voltage domains
 - Support 45 separate power domains, which can be power up/down by software based on different application scenes
- Timer
 - Support 12 secure timers with 64bits counter and interrupt-based operation
 - Support 18 non-secure timers with 64bits counter and interrupt-based operation
 - Support two operation modes: free-running and user-defined count for each timer

Support timer work state checkable

PWM

- Support 16 on-chip PWMs(PWM0~PWM15) with interrupt-based operation
- Programmable pre-scaled operation to bus clock and then further scaled
- Embedded 32-bit timer/counter facility
- Support capture mode
- Support continuous mode or one-shot mode
- Provides reference mode and output various duty-cycle waveform
- Optimized for IR application for PWM3, PWM7, PWM11, PWM15

Watchdog

- 32-bit watchdog counter
- Counter counts down from a preset value to 0 to indicate the occurrence of a timeout
- WDT can perform two types of operations when timeout occurs:
 - ◆ Generate a system reset
 - ◆ First generate an interrupt and if this is not cleared by the service routine by the time a second timeout occurs then generate a system reset
- Totally five Watchdog for CPU and MCU
- Interrupt Controller
 - Support 12 PPI interrupt source and 480 SPI interrupt sources input from different components inside RK3588
 - Support 16 software-triggered interrupts
 - Input interrupt level is fixed, high-level sensitive for SPI and low-level sensitive for PPI
 - Support different interrupt priority for each interrupt source, and they are always software-programmable

DMAC

- Micro-code programming based DMA
- Linked list DMA function is supported to complete scatter-gather transfer
- Support data transfer types including memory-to-memory, memory-to-peripherals, peripherals-to-memory
- Totally three embedded DMA controllers for peripheral system
- Each DMAC features:
 - Support 8 channels
 - ◆ 32 hardware request from peripherals
 - ♦ 2 interrupt output
 - Support TrustZone technology and programmable secure state for each DMA channel

Secure System

- Embedded two cipher engine
 - Support Link List Item (LLI) DMA transfer
 - ◆ Support SHA-1, SHA-256/224, SHA-512/384, MD5, SM3 with hardware padding
 - ◆ Support HMAC of SHA-1, SHA-256, SHA-512, MD5, SM3 with hardware padding
 - ♦ Support AES-128, AES-192, AES-256 encrypt & decrypt cipher
 - Support AES ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC-MAC/CMAC mode
 - Support SM4 ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC-MAC/CMAC mode
 - ◆ Support DES & TDES cipher, with ECB/CBC/OFB/CFB mode
 - ♦ Support up to 4096 bits PKA mathematical operations for RSA/ECC/SM2
 - Support generating random numbers
- Support keyladder to guarantee key secure
- Support data scrambling for all DDR types
- Support secure OTP
- Support secure debug
- Support secure DFT test
- Support secure OS
- Except CPU, the other masters in the SoC can also support security and non-

- security mode by software-programmable
- Some slave components in SoC can only be addressed by security master and the other slave components can be addressed by security master or non-security master by software-programmable
- System SRAM(share memory), part of space is addressed only in security mode
- External DDR space can be divided into 16 parts, each part can be softwareprogrammable to be enabled by each master

Mailbox

- Three Mailbox in SoC to service CPU and MCU communication
- Support four mailbox elements per mailbox, each element includes one data word, one command word register and one flag bit that can represent one interrupt
- Provide 32 lock registers for software to use to indicate whether mailbox is occupied
- Decompression
 - Support for decompressing GZIP files
 - Support for decompressing LZ4 files, including the General Structure of LZ4 Frame format and the Legacy Frame format.
 - Support for decompressing data in DEFLATE format
 - Support for decompressing data in ZLIB format
 - Support Hash32 check in LZ4 decompression process
 - Support the limit size function of the decompressed data to prevent the memory from being maliciously destroyed during the decompression process

1.2.4 Video CODEC

- Video Decoder
 - Real-time video decoder of MPEG-1, MPEG-2, MPEG-4, H.263, H.264, H.265, VC-1, VP9, VP8, MVC, AV1

: 1080p@60fps (1920x1088)

- MMU Embedded
- Multi-channel decoder in parallel for less resolution
- H.264 AVC/MVC Main10 L6.0 : 8K@30fps (7680x4320)[®]
 VP9 Profile0/2 L6.1 : 8K@60fps (7680x4320)
 H.265 HEVC/MVC Main10 L6.1 : 8K@60fps (7680x4320)
 AVS2 Profile0/2 L10.2.6 : 8K@60fps (7680x4320)
 AV1 Main Profile 8/10bit L5.3 : 4K@60fps (3840x2160)
 MPEG-2 up to MP : 1080p@60fps (1920x1088)
 MPEG-1 up to MP : 1080p@60fps (1920x1088)
 VC-1 up to AP level 3 : 1080p@60fps (1920x1088)
- Video Encoder
 - Real-time H.265/H.264 video encoding
 - Support up to 8K@30fps

VP8 version2

Multi-channel encoder in parallel for less resolution

1.2.5 JPEG CODEC

- JPEG Encoder
 - Baseline (DCT sequential)
 - Encoder size is from 96x96 to 8192x8192(67Mpixels)
 - Up to 90 million pixels per second
 - Embedded four encoder units
- JPEG Decoder
 - Decoder size is from 48x48 to 65536x65536
 - Support YUV400/YUV411/YUV420/YUV422/YUV440/YUV444
 - Support up to 1080P@280fps, and 560 million pixels per second
 - Support MJPEG
 - Embedded four encoder units

1.2.6 Neural Process Unit

- Neural network acceleration engine with processing performance up to 6 TOPS
- Include triple NPU core, and support triple core co-work, dual core co-work, and work independently
- Support integer 4, integer 8, integer 16, float 16, Bfloat 16 and tf32 operation

- Embedded 384KBx3 internal buffer
- Multi-task, multi-scenario in parallel
- Support deep learning frameworks: TensorFlow, Caffe, Tflite, Pytorch, Onnx NN, Android NN, etc.
- One isolated voltage domain to support DVFS

1.2.7 Graphics Engine

- 3D Graphics Engine
 - ARM Mali-G610 MP4
 - High performance OpenGLES 1.1, 2.0 and 3.2, OpenCL 2.2, Vulkan1.2 etc.
 - Embedded 4 shader cores with shared hierarchical tiler
 - Provide MMU and L2 Cache with 4x 256KB size
 - The latest Valhall architecture
 - ARM Frame Buffer Compression(AFBC) 1.3
 - Support Serial Wire debug for embedded MCU
 - One isolated voltage domain to support DVFS
- 2D Graphics Engine
 - Source format: ARGB/RGB888/RGB565/YUV420/YUV422/BPP
 - Destination formats: ARGB/RGB888/RGB565/YUV420/YUV422
 - Max resolution: 8192x8192 source, 4096x4096 destination.
 - Block transfer and Transparency mode
 - Color fill with gradient fill, and pattern fill
 - Alpha blending modes including global alpha, per pixel alpha (color/alpha channel separately) and fading
 - Arbitrary non-integer scaling ratio, from 1/8 to 8
 - 0, 90, 180, 270 degree rotation, x-mirror, y-mirror & rotation operation
 - ROP2, ROP3, ROP4
 - Support 4k/64k page size MMU
- Image Enhancement Processor
 - Image format
 - ◆ Input data: YUV420/YUV422, semi-planar/planar, UV swap
 - ◆ Output data: YUV420/YUV422, semi-planar, UV swap, Tile mode
 - ◆ YUV down sampling conversion from 422 to 420
 - ♦ Max resolution for dynamic image up to 1920x1080
 - De-interlace

1.2.8 Video Input Interface

- MIPI interface
 - Two MIPI DC(DPHY/CPHY) combo PHY
 - Support to use DPHY or CPHY
 - ◆ Each MIPI DPHY V2.0, 4lanes, 4.5Gbps per lane
 - ◆ Each MIPI CPHY V1.1, 3lanes, 2.5Gsps per lane
 - Four MIPI CSI DPHY
 - ◆ Each MIPI DPHY V1.2, 2lanes, 2.5Gbps per lane
 - ◆ Support to combine 2 DPHY together to one 4lanes
 - Support camera input combination:
 - ◆ 2 MIPI DCPHY + 4 MIPI CSI DPHY(2 lanes), totally support 6 cameras input
 - ◆ 2 MIPI DCPHY + 1 MIPI CSI DPHY(4 lanes) + 2 MIPI CSI DPHY(2 lanes), totally support 5 cameras input
 - ◆ 2 MIPI DCPHY + 2 MIPI CSI DPHY(4 lanes), totally support 4 cameras input
- DVP interface
 - One 8/10/12/16-bit standard DVP interface, up to 150MHz input data
 - Support BT.601/BT.656 and BT.1120 VI interface
 - Support the polarity of pixel_clk, hsync, vsync configurable
- HDMI RX interface
 - Single-port HDMI 2.0 RX PHY, 4 lanes, no sideband channels
 - Data rate support in HDMI 2.0 mode
 - 6Gbps down to 3.4Gbps
 - Data rate support in HDMI 1.4 mode
 - ◆ 3.4Gbps down to 250Mbps

- HDMI 2.0 video formats
 - ◆ TMDS Scrambler to enable support for 2160p@60 Hz with RGB/YCbCr4:4:4 or YCbCr4:2:2
 - ♦ Supports YCbCr 4:2:0 to enable 2160p@60Hz at lower HDMI link speeds
- HDMI 1.4b video formats
 - ◆ All CEA-861-E video formats up to 1080p@120Hz
 - ♦ HDMI 1.4b 4K x 2K video formats(3840x2160p@24Hz/25Hz/30Hz and 4096x2160p@24Hz)
 - ♦ HDMI 1.4b 3D video modes with up to 340 MHz(TMDS clock)
- Support HDCP2.3 and HDCP1.4

1.2.9 Image Signal Processor

- Video Capture(VICAP)
 - Support BT601, BT656, BT1120
 - Support receiving six interfaces of MIPI CSI/DSI, up to four IDs for each interface
 - Support five CSI data formats: RAW8/10/12/14, YUV422
 - Support three modes of HDR: virtual channel mode, identification code mode, line counter mode
 - Support RAW data through to ISP0/1
- Maximum input
 - 48M: 8064x6048@15 dual ISP
 - 32M: 6528x4898@30 dual ISP
 - 16M: 4672x3504@30 single ISP
- 3A: include AE/Histogram, AF, AWB statistics output
- FPN: Fixed Pattern Noise removal
- BLC: Black Level Correction
- DPCC: Static/Dynamic defect pixel cluster correction
- PDAF: Phase Detection Auto Focus
- LSC: Lens shading correction
- Bayer-2DNR: Spatial Bayer-raw De-noising
- Bayer-3DNR: Temporal Bayer-raw De-noising
- CAC: Chromatic Aberration Correction
- HDR: 3-Frame Merge into High-Dynamic Range
- DRC: HDR Dynamic Range Compression, Tone mapping
- GIC: Green Imbalance Correction
- Debayer: Advanced Adaptive Demosaic with Chromatic Aberration Correction
- CCM/CSM: Color correction matrix; RGB2YUV etc.
- Gamma: Gamma out correction
- Dehaze/Enhance: Automatic Dehaze and Effect enhancement
- 3DLUT: 3D-Lut Color Palette for Customer
- LDCH: Lens-distortion only in the horizontal direction
- YUV-2DNR: Spatial YUV De-noising
- Sharp: Image Sharpening and boundary filtering
- CMSK: privacy mask
- GAIN: image local gain
- Support multi-sensor reuse ISP
- FishEye Correction(FEC)
 - Input mode and data format
 - ◆ Support RASTER: YUV422SP, YUV422I, YUV420SP
 - Output mode and data format
 - ◆ RASTER: YUV422SP, YUV422I, YUV420SP
 - ◆ FBCE: YUV422SP, YUV420SP
 - Support 16x8, 32x16 two density
 - Support up to 4 times reduction factor
 - Resolution 128x128~4095x4095
 - Y Interpolation: Bicubic; C Interpolation: Biliner

1.2.10 Display interface

- HDMI/eDP TX interface
 - Support two HDMI/eDP TX combo interface, but HDMI and eDP can not work at the

same time for each interface

- Support x1, x2 and x4 configuration for each interface
- Support all the data rates for HDMI FRL: 3, 6, 8, 10 and 12Gbps
- Support 1.62Gbps, 2.7Gbps and 5.4Gbps for eDP
- Support up to 7680x4320@60Hz for HDMI TX, and 4K@60Hz for eDP
- Support RGB/YUV(up to 10bit) format for HDMI TX
- Support RGB, YCbCr 4:4:4, YCbCr 4:2:2 and 8/10 bit per component video format for eDP
- Support DSC 1.2a for HDMI TX
- Support HDCP2.3 for HDMI TX, and HDCP1.3 for eDP
- DP TX interface
 - Support 2 DP TX 1.4a interface which combo with USB3.1 Gen1
 - Support 1/2/4lanes for each interface
 - Support 1.62Gbps, 2.7Gbps, 5.4Gbps and 8.1Gbps Serializer
 - Support up to 7680x4320@30Hz
 - Support RGB/YUV(up to 10bit) format
 - Support Single Stream Transport(SST)
 - Support DP Alt mode on USB Type-C
 - Support HDCP2.3, HDCP 1.3
- MIPI DSI interface
 - Support 2 MIPI DPHY 2.0 or CPHY 1.1 interface
 - Support 4 data lanes and 4.5Gbps maximum data rate per lane for DPHY
 - Support 3 data trios and 2.0Gsps maximum data rate per trio for CPHY
 - Support max resolution 4K@60Hz
 - Support dual MIPI display: left-right mode
 - Support RGB(up to 10bit) format
 - Support DSC 1.1/1.2a
- BT.1120 video output interface
 - Support up to 1920x1080@60Hz
 - Support RGB(up to 8bit) format
 - Up to 150MHz data rate

1.2.11 Video Output Processor

- Video ports
 - Video Port0, max output resolution: 7680x4320@60Hz
 - Video Port1, max output resolution: 4096x4320@60Hz
 - Video Port2, max output resolution: 4096x4320@60Hz
 - Video Port3, max output resolution: 2048x1080@60Hz
- Cluster 0/1/2/3
 - Max input and output resolution 4096x4320
 - Support AFBCD
 - Support RGB/YUV/YUYV format
 - Support scale up/down ratio 4~1/4
 - Support rotation
- ESMART 0/1/2/3
 - Max input and output resolution 4096x4320
 - Support RGB/YUV/YUYV format
 - Support scale up/down ratio 8~1/8
 - Support 4 region
- Overlay
 - Support up to 8 layers overlay: 4 cluster/4 esmart
 - Support RGB/YUV domain overlay
- Post process
 - HDR
 - ♦ HDR10/HDR HLG
 - ♦ HDR2SDR/SDR2HDR
 - 3D-LUT/P2I/CSC/BCSH/DITHER/CABC/GAMMA/COLORBAR
- Write back
 - Format: ARGB8888/RGB888/RGB565/YUV420

■ Max resolution: 1920x1080

1.2.12 Audio Interface

- I2S0/I2S1 with 8 channels
 - Up to 8 channels TX and 8 channels RX path
 - Audio resolution from 16bits to 32bits
 - Sample rate up to 192KHz
 - Provides master and slave work mode, software configurable
 - Support 3 I2S formats (normal, left-justified, right-justified)
 - Support 4 PCM formats (early, late1, late2, late3)
 - Support TDM normal, 1/2 cycle left shift, 1 cycle left shift, 2 cycle left shift, right shift mode serial audio data transfer
 - I2S, PCM and TDM mode cannot be used at the same time
- I2S2/I2S3 with 2 channels
 - Up to 2 channels for TX and 2 channels RX path
 - Audio resolution from 16bits to 32bits
 - Sample rate up to 192KHz
 - Provides master and slave work mode, software configurable
 - Support 3 I2S formats (normal, left-justified, right-justified)
 - Support 4 PCM formats (early, late1, late2, late3)
 - I2S and PCM cannot be used at the same time
- SPDIF0/SPDIF1
 - Support two 16-bit audio data store together in one 32-bit wide location
 - Support biphase format stereo audio data output
 - Support 16 to 31 bit audio data left or right justified in 32-bit wide sample data buffer
 - Support 16, 20, 24 bits audio data transfer in linear PCM mode
 - Support non-linear PCM transfer
- PDM0/PDM1
 - Up to 8 channels
 - Audio resolution from 16bits to 24bits
 - Sample rate up to 192KHz
 - Support PDM master receive mode
- Digital Audio Codec
 - Support 2 channels digital DAC
 - Support I2S/PCM interface, master and slave mode
 - Support 16 bit sample resolution
 - Support three modes of mixing for every digital DAC channel
 - Support volume control
- VAD(Voice Activity Detection)
 - Support read voice data from I2S/PDM
 - Support voice amplitude detection
 - Support Multi-Mic array data storing
 - Support a level combined interrupt

1.2.13 Connectivity

- SDIO interface
 - Compatible with SDIO3.0 protocol
 - 4-bit data bus widths
- GMAC 10/100/1000M Ethernet controller
 - Support two Ethernet controllers
 - Support 10/100/1000-Mbps data transfer rates with the RGMII interfaces
 - Support 10/100-Mbps data transfer rates with the RMII interfaces
 - Support both full-duplex and half-duplex operation
- USB3.1 Gen1
 - Support USB3.1 Gen1,equal to USB3.2 Gen1 and USB3.0,up to 5Gbps datarate
 - Embedded 2 USB3.1 OTG interfaces which combo with DP TX (USB3OTG_0 and USB3OTG_1)
 - Embedded 1 USB3.1 Host interface which combo with Combo PIPE PHY2 (USB3OTG_2)

- Compatible Specification
 - ◆ Universal Serial Bus 3.0 Specification, Revision 1.0
 - ◆ Universal Serial Bus Specification, Revision 2.0 (exclude USB3OTG_2)
 - ◆ eXtensible Host Controller Interface for Universal Serial Bus (xHCI), Revision 1.1
- Support Control/Bulk (including stream)/Interrupt/Isochronous Transfer
- Simultaneous IN and OUT transfer for USB3.1 Gen1
- Descriptor caching and data pre-fetching used to improve system performance in high-latency systems
- LPM protocol in USB 2.0 (exclude USB3OTG_2) and U0, U1, U2, and U3 states for USB3.1 Gen1
- USB3.1 Gen1 Device Features
 - ◆ Up to 10 IN endpoints, including control endpoint 0
 - ◆ Up to 6 OUT endpoints, including control endpoint 0
 - ◆ Up to 16 endpoint transfer resources, each one for each endpoint
 - Flexible endpoint configuration for multiple applications/USB set-configuration modes
 - ♦ Hardware handles ERDY and burst
 - Stream-based bulk endpoints with controller automatically initiating data movement
 - Isochronous endpoints with isochronous data in data buffers
 - ◆ Flexible Descriptor with rich set of features to support buffer interrupt moderation, multiple transfers, isochronous, control, and scattered buffering support
- USB3.1 Gen1 xHCI Host Features
 - ◆ Support up to 64 devices
 - ◆ Support 1 interrupter
 - ◆ Support 1 USB2.0 port (exclude USB3OTG_2) and 1 Super-Speed port
 - ◆ Support standard or open-source xHCI and class driver
- USB3.1 Gen1 Dual-Role Device (DRD) Features
 - ◆ Static Device Operation
 - ◆ Static Host Operation
 - USB3.1/USB2.0 OTG A device and B device basing on ID, USB3OTG_2 only support USB3.1 Gen1
 - ◆ Not Support USB3.1/USB2.0 OTG session request protocol (SRP), host negotiation protocol (HNP) and Role Swap Protocol (RSP)
- Miscellaneous Features
 - ◆ USB2.0 PHY support Battery Charge detection
 - USB3OTG 0 and USB3OTG 1 support USB Type-C and DP Alt Mode
 - ◆ USB3OTG_2 PHY combos with PCIE and SATA
- USB 2.0 Host
 - Compatible with USB 2.0 specification
 - Support two USB 2.0 Host
 - Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed(1.5Mbps) mode
 - Support Enhanced Host Controller Interface Specification (EHCI), Revision 1.0
 - Support Open Host Controller Interface Specification (OHCI), Revision 1.0a
- Combo PIPE PHY Interface
 - Support three Combo PIPE PHYs with PCIe2.1/SATA3.0/USB3.1 controller
 - Combo PIPE PHYO support one of the following interfaces
 - ◆ SATA
 - ◆ PCIe2.1
 - Combo PIPE PHY1 support one of the following interfaces
 - ◆ SATA
 - ♦ PCIe2.1
 - Combo PIPE PHY2 support one of the following interfaces
 - ◆ SATA
 - ◆ PCIe2.1
 - ♦ USB3.1 Gen1

- PCIe2.1 Interface
 - ◆ Compatible with PCI Express Base Specification Revision 2.1
 - ◆ Support 1 lane for each PCIe2.1 interface
 - ◆ Support Root Complex(RC) only
 - Support 5Gbps data rate
- SATA Interface
 - ◆ Compatible with Serial ATA 3.1 and AHCI revision 1.3.1
 - Support eSATA
 - ◆ Support 1 port for each SATA interface
 - Support 6Gbps data rate
- PCIe3.0 Interface
 - Compatible with PCI Express Base Specification Revision 3.0
 - Support dual operation mode: Root Complex(RC) and End Point(EP)
 - Support data rates: 2.5Gbps(PCIe1.1), 5Gbps(PCIe2.1), 8Gps(PCIe3.0)
 - Support aggregation and bifurcation with 1x 4lanes, 2x 2lanes, 4x 1lanes and 1x 2lanes + 2x 1lanes
- SPI interface
 - Support 5 SPI Controllers(SPI0-SPI4)
 - Support two chip-select output
 - Support serial-master and serial-slave mode, software-configurable
- I2C Master controller
 - Support 9 I2C Master(I2C0-I2C8)
 - Support 7bits and 10bits address mode
 - Software programmable clock frequency
 - Data on the I2C-bus can be transferred at rates of up to 100k bits/s in the Standard-mode, up to 400k bits/s in the Fast-mode
- UART interface
 - Support 10 UART interfaces(UART0-UART9)
 - Embedded two 64-byte FIFO for TX and RX operation respectively
 - Support 5bit, 6bit, 7bit, 8bit serial data transmit or receive
 - Standard asynchronous communication bits such as start, stop and parity
 - Support different input clock for UART operation to get up to 4Mbps baud rate
 - Support auto flow control mode for all UART
- CAN Bus
 - Support 3 CAN buses
 - Support CAN 2.0B protocol
 - Support transmit or receive CAN standard frame
 - Support transmit or receive CAN extended frame
 - Support transmit or receive data frame, remote frame, overload frame, error frame and frame interval

1.2.14 Others

- Multiple group of GPIO
 - All of GPIOs can be used to generate interrupt
 - Support level trigger and edge trigger interrupt
 - Support configurable polarity of level trigger interrupt
 - Support configurable rising edge, falling edge and both edge trigger interrupt
 - Support configurable pull direction(a weak pull-up and a weak pull-down)
 - Support configurable drive strength
- Temperature Sensor (TS-ADC)
 - Support User-Defined Mode and Automatic Mode
 - In User-Defined Mode, start_of_conversion can be controlled completely by software, and also can be generated by hardware.
 - In Automatic Mode, the temperature of alarm(high/low temperature) interrupt can be configurable
 - In Automatic Mode, the temperature of system reset can be configurable
 - Support to 7 channel TS-ADC, the temperature criteria of each channel can be configurable
 - -40~125°C temperature range and 1°C temperature resolution

- Successive approximation ADC (SARADC)
 - 12-bit resolution
 - Up to 1MS/s sampling rate
 - 8 single-ended input channels
- OTP
 - Support 32Kbit space and higher 4k address space is non-secure part.
 - Support read and program word mask in secure model
 - Support maximum 32 bit OTP program operation
 - Support maximum 16 word OTP read operation
 - Program and Read state can be read
 - Program fail address record
- Package Type
 - FCBGA1088L (body: 23mm x 23mm; ball size: 0.36mm; ball pitch: 0.65mm)

1.3 Block Diagram

The following diagram shows the basic block diagram.




Fig. 1-1 Block Diagram

Chapter 2 Package Information

2.1 Order Information

| Orderable Device | RoHS status | Package | Package QTY | Device Feature |
|---------------------|----------------|------------|----------------|-----------------------|
| RK3588 | RoHS | FCBGA1088L | 600PCS by tray | Application processor |

2.2 Top Marking




Fig. 2-1 Package definition

2.3 Package Dimension





Fig. 2-2 Package Top View






Fig. 2-4 Package Side View

| Symbol | Dimension in mm | | | Dimension in inch | | | |
|--------|-----------------|-------|-------|-------------------|-------|-------|--|
| | MIN | NOM | MAX | MIN | NOM | MAX | |
| Α | 1.727 | 1.885 | 2.043 | 0.068 | 0.074 | 0.080 | |
| A1 | 0.20 | 0.25 | 0.30 | 0.008 | 0.010 | 0.012 | |
| A2 | 1.485 | 1.635 | 1.785 | 0.058 | 0.064 | 0.070 | |
| С | 0.56 | 0.66 | 0.76 | 0.022 | 0.026 | 0.030 | |
| D | 22.80 | 23.00 | 23.20 | 0.898 | 0.906 | 0.913 | |
| E | 22.80 | 23.00 | 23.20 | 0.898 | 0.906 | 0.913 | |
| D1 | | 21.45 | | | 0.844 | | |
| E1 | | 21.45 | | | 0.844 | | |
| е | | 0.65 | | | 0.026 | | |
| b | 0.31 | 0.36 | 0.41 | 0.012 | 0.014 | 0.016 | |
| aaa | | 0.20 | | | 0.008 | | |
| ccc | | 0.35 | | | 0.014 | | |
| ddd | | 0.15 | | 0.006 | | | |
| eee | | 0.20 | | 0.008 | | | |
| fff | 0.08 | | | | 0.003 | | |
| MD/ME | 34/34 | | | | | | |

Fig. 2-5 Package Dimension

2.4 MSL Information

Moisture sensitivity Level: MSL3

2.5 Lead Finish/Ball material Information

Lead Finish/Ball material: SnAgCu

2.6 Pin Number List

Table 2-1 Pin Number Order Information

| Pin Name | Pin | Pin Name | Pin |
|---|-----|--|-----|
| VSS_1 | A1 | VSS_12 | C5 |
| DDR_CH1_DQ10_C | A2 | VSS_13 | C6 |
| DDR_CH1_DQ8_C | A3 | VSS_14 | C7 |
| DDR_CH1_DQ14_C | A4 | VSS_15 | C8 |
| DDR_CH1_DQ12_C | A5 | VSS_16 | C9 |
| DDR_CH1_DQ4_C | A6 | DDR_CH0_DQ15_B | D1 |
| DDR_CH1_DQ6_C | A7 | DDR_CH0_DQ8_B | D2 |
| DDR_CH1_DQ0_C | A8 | VSS_34 | D3 |
| DDR_CH1_DQ2_C | A9 | DDR_CH1_DM1_C | D4 |
| DDR_CH1_A4_C | A10 | DDR_CH1_DQS1N_C | D5 |
| VSS_2 | A11 | DDR_CH1_WCK1P_C | D7 |
| DDR_CH1_CKB_C | A12 | DDR_CH1_DQS0N_C | D9 |
| DDR CH1 CKB D | A13 | DDR CH1 A6 C | D10 |
| VSS_3 | A14 | DDR_CH1_LP4/4X_CKE0/LP5_CS0_C | D11 |
| DDR CH1 A4 D | A15 | DDR CH1 A3 C | D13 |
| DDR_CH1_DQ2_D | A16 | DDR_CH1_A6_D | D14 |
| DDR_CH1_DQ0_D | A17 | DDR_CH1_LP4/4X_CKE0/LP5_CS0_D | D16 |
| DDR_CH1_DQ6_D | A18 | DDR_CH1_WCK0N_D | D17 |
| DDR_CH1_DQ4_D | A19 | DDR_CH1_LP4/4X_CS1_D | D19 |
| DDR_CH1_DQ12_D | A20 | DDR_CH1_DM0_D | D20 |
| DDR_CH1_DQ14_D | A21 | DDR_CH1_DQS1P_D | D21 |
| DDR_CH1_DQ8_D | A22 | DDR_CH1_DM1_D | D22 |
| DDR_CH1_DQ10_D | A23 | VSS_35 | D23 |
| PCIE30X1_1_CLKREQN_M2/DP0_HPDIN_M2/I2C2_SDA_M4/UA | A24 | VSS_36 | D24 |
| RT6_RX_M1/SPI4_MISO_M2/GPIO1_A0_d | | | |
| PCIE30X1_1_WAKEN_M2/DP1_HPDIN_M2/SATA1_ACT_LED_M | A25 | PDM1_SDI2_M1/PCIE30X4_WAKEN_M3/SPI0_MISO_M2/ | D25 |
| 1/I2C2_SCL_M4/UART6_TX_M1/SPI4_MOSI_M2/GPIO1_A1_d | | GPIO1_B1_d | |
| VOP_POST_EMPTY/I2C4_SDA_M3/UART6_RTSN_M1/PWM0_M2 | A26 | PDM1_SDI3_M1/PCIE30X4_PERSTN_M3/UART4_RX_M2/ | D26 |
| /SPI4_CLK_M2/GPIO1_A2_d | | SPI0_MOSI_M2/GPIO1_B2_d | |
| HDMI_TX1_SDA_M2/I2C4_SCL_M3/UART6_CTSN_M1/PWM1_M | A27 | PDM1_CLK1_M1/PCIE30X1_0_WAKEN_M2/SATA0_ACT_L | D27 |
| 2/SPI4_CS0_M2/GPIO1_A3_d | | ED_M1/UART4_TX_M2/SPI0_CLK_M2/GPIO1_B3_d | |
| PCIE30_PORT1_REF_CLKP | A28 | I2S0_SDI0/GPIO1_D4_d | D28 |
| PCIE30_PORT1_TX0N | A30 | PDM0_CLK0_M0/I2C4_SDA_M4/PWM15_IR_M2/GPIO1_ | D29 |
| | | C6_d | |

| | Pin | Pin Name | Pin |
|---|--|--|--|
| PCIE30_PORT1_RX0N | A32 | I2S0_LRCK/I2C2_SCL_M3/UART4_RTSN/GPIO1_C5_d | D30 |
| PCIE30_PORT1_RESREF | A33 | VSS_37 | D31 |
| VSS_4 | A34 | PCIE30_PORT0_TX0P | D32 |
| DDR_CH0_DQ14_A | AA1 | PCIE30_PORT0_TX0N | D33 |
| DDR_CH0_DQ15_A | AA2 | DDR_CH0_DQ13_B DDR_CH0_DQ14_B | E1 |
| VSS_248 DDR_CH0_DQS1N_A | AA3 AA4 | VSS 38 | E2 E3 |
| DDR_CH0_DQS1N_A DDR_CH0_DQS1P_A | AA5 | DDR_CH0_DM1_B | E4 |
| VSS 249 | AA6 | DDR_CH0_DM1_B DDR_CH1_DQS1P_C | E5 |
| VCCIO2_1V8 | AA7 | VSS_39 | E6 |
| AVSS 15 | AA8 | DDR_CH1_WCK1N_C | E7 |
| HDMI/eDP_TX0_VDD_0V75 | AA9 | VSS 40 | E8 |
| AVSS_16 | AA10 | DDR_CH1_DQS0P_C | E9 |
| VSS_250 | AA11 | DDR_CH1_RESET_C | E10 |
| VDD_GPU_MEM_0 | AA12 | DDR_CH1_LP4/4X_CKE1/LP5_CS1_C | E11 |
| VDD_GPU_0 | AA13 | VSS_41 | E12 |
| VDD_GPU_7 | AA14 | DDR_CH1_A2_C | E13 |
| VDD_GPU_11 | AA15 | DDR_CH1_A3_D | E14 |
| VSS_251 | AA16 | DDR_CH1_LP4/4X_CKE1/LP5_CS1_D | E16 |
| VSS_252 | AA17 | DDR_CH1_WCK0P_D | E17 |
| VSS_253 | AA18 | VSS_42 | E18 |
| VSS_254 | AA19 | DDR_CH1_LP4/4X_CS0_D | E19 |
| VSS_255 | AA20 AA21 | VSS_43 | E20 E21 |
| VSS_256 VSS_257 | AA21 AA22 | DDR_CH1_DQS1N_D VSS_44 | E21 |
| VSS 258 | AA23 | VSS 45 | E23 |
| VSS_259 | AA24 | PDM1 CLKO M1/PCIE30X1 0 PERSTN M2/UART7 RX M | E24 |
| | | 2/SPI0_CS0_M2/GPI01_B4_u | ' |
| MIPI_CSI1_AVCC0V75 | AA25 | PCIE30X1_0_CLKREQN_M2/UART7_TX_M2/SPI0_CS1_M | E25 |
| | | 2/GPIO1_B5_u | |
| MIPI_CSI1_AVCC1V8 | AA26 | MIPI_CAMERA1_CLK_M0/SPDIF0_TX_M0/PCIE30X2_WA | E26 |
| | | KEN_M3/HDMI_RX_HPDIN_M2/I2C5_SCL_M3/UART1_TX | |
| | | _M1/GPIO1_B6_d | |
| HDMI_TX0_HPD_M1/PCIE30X2_PERSTN_M2/HDMI_RX_HPDIN | AA27 | MIPI_CAMERA2_CLK_M0/SPDIF1_TX_M0/PCIE30X2_PER | E27 |
| _M1/MCU_JTAG_TCK_M1/UART9_RX_M2/SPI0_CS0_M3/GPIO3 | | STN_M3/HDMI_RX_CEC_M2/SATA2_ACT_LED_M1/I2C5_ | |
| _D4_d GMAC1_PTP_REF_CLK/HDMI_TX1_HPD_M1/I2C3_SCL_M1/SPI | AA28 | SDA_M3/UART1_RX_M1/PWM13_M2/GPIO1_B7_u I2S0_SDI1/PDM0_SDI3_M0/I2C1_SDA_M4/UART4_RX_ | E28 |
| 1_MOSI_M1/GPIO3_B7_d | AAZO | M0/PWM1_M1/SPI1_CS0_M2/GPI01_D3_d | E20 |
| GMAC1_TXD2/SDIO_D0_M1/I2S3_MCLK/FSPI_D0_M2/I2C6_S | AA29 | I2S0_SD00/I2C4_SCL_M4/UART4_CTSN/GPI01_C7_d | E29 |
| DA_M4/PWM10_M0/SPI4_MISO_M1/GPIO3_A0_u | AAZJ | 1250_5000/1264_562_114/0AK14_615K/0H101_6/_d | LZJ |
| GMAC1 TXD3/SDIO D1 M1/I2S3 SCLK/AUDDSM LN/FSPI D1 | AA30 | PDM0_CLK1_M0/I2C2_SDA_M3/PWM11_IR_M2/SPI4_CS | E30 |
| _M2/I2C6_SCL_M4/PWM11_IR_M0/SPI4_MOSI_M1/GPIO3_A1 | | 1_M0/GPIO1_C4_d | |
| _u | | | |
| VSS_260 | AA31 | I2S0_SCLK/I2C6_SCL_M1/UART3_CTSN/PWM7_IR_M2/S | E31 |
| | | PI4_CS0_M0/GPIO1_C3_d | |
| EMMC_D5/I2C1_SDA_M3/UART5_TX_M2/GPIO2_D5_u | AA32 | VSS_46 | E32 |
| EMMC_D3/FSPI_D3_M0/GPIO2_D3_u | AA33 | PCIE30_PORTO_REF_CLKP | E33 |
| EMMC_RSTN/I2C2_SCL_M2/UART5_RTSN_M1/GPIO2_A3_d DDR_CH0_DO9_A | AA34 AB1 | PCIE30_PORTO_REF_CLKN DDR_CH0_DQ4_B | E34 F1 |
| DDR_CH0_DQ8_A | AB1 AB2 | DDR_CH0_DQ4_B DDR_CH0_DQ12_B | F2 |
| VSS 261 | AB3 | VSS 47 | F3 |
| DDR_CH0_DM1_A | AB4 | DDR CH0 DQS1N B | F4 |
| VSS_262 | AB5 | DDR CH0 DQS1P B | F5 |
| | | | |
| AVSS 17 | AB6 | VSS 48 | F7 |
| AVSS_17 AVSS_18 | AB6 AB7 | VSS_48 DDR_CH1_DM0_C | F7 F8 |
| | | _ | |
| AVSS_18 | AB7 | DDR_CH1_DM0_C | F8 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 | AB7 AB8 AB9 AB10 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 | F8 F9 F10 F11 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 | AB7 AB8 AB9 AB10 AB11 | DDR CH1 DM0 C VSS 49 VSS 50 VSS 51 DDR CH1_A1_C | F8 F9 F10 F11 F12 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 | AB7 AB8 AB9 AB10 AB11 AB12 | DDR CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 | F8 F9 F10 F11 F12 F13 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 | F8 F9 F10 F11 F12 F13 F14 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_6 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_54 | F8 F9 F10 F11 F12 F13 F14 F15 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_6 VDD_GPU_10 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_54 VSS_55 | F8 F9 F10 F11 F12 F13 F14 F15 F16 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_6 VDD_GPU_10 VSS_264 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 |
| AVSS 18 AVSS 19 HDMI/eDP_TX0_AVDD_0V75 AVSS 20 VSS 263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_6 VDD_GPU_10 VSS 264 VSS 264 VSS 265 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 | DDR CH1_DM0 C VSS_49 VSS_50 VSS_51 DDR CH1_A1_C VSS_52 VSS_53 VSS_54 VSS_55 DDR CH1_ZQ_D VSS_56 | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 |
| AVSS 18 AVSS 19 HDMI/eDP TX0 AVDD 0V75 AVSS 20 VSS 263 VDD GPU MEM 1 VDD GPU 1 VDD GPU 6 VDD GPU 10 VSS 264 VSS 265 VSS 265 VSS 265 VSS 266 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 | DDR CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR CH1_A1_C VSS_52 VSS_53 VSS_53 VSS_54 VSS_55 VSS_55 DDR CH1_ZQ_D VSS_56 VSS_57 | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_6 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_266 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_56 VSS_57 VSS_58 | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_6 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_267 VSS_268 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_56 VSS_57 VSS_58 VSS_59 | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 F22 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_6 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_266 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_56 VSS_57 VSS_58 | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_6 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_267 VSS_268 VDD_NPU_6 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB21 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_56 VSS_57 VSS_58 VSS_58 VSS_59 VSS_60 | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 F22 F23 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_6 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_267 VSS_268 VDD_NPU_6 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB21 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_57 VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 MIPI_CAMERA3_CLK_M0/HDMI_RX_SCL_M2/I2C8_SCL_M2/UART1_RTSN_M1/PWM14_M2/GPI01_D6_u MIPI_CAMERA4_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 F22 F23 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_6 VDD_GPU_10 VSS_264 VSS_265 VSS_265 VSS_266 VSS_266 VSS_267 VSS_268 VDD_NPU_6 VDD_NPU_5 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB16 AB17 AB18 AB19 AB20 AB21 AB22 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_56 VSS_57 VSS_58 VSS_59 VSS_59 VSS_60 MIPI_CAMERA3_CLK_M0/HDMI_RX_SCL_M2/I2C8_SCL_M2/UART1_RTSN_M1/PWM14_M2/GPI01_D6_u MIPI_CAMERA4_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2C8_SDA_M2/UART1_CTSN_M1/PWM15_ | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 F22 F23 F24 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_6 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_267 VSS_268 VDD_NPU_6 VDD_NPU_2 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB21 AB22 AB23 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_57 VSS_56 VSS_57 VSS_58 VSS_59 VSS_59 VSS_60 MIPI_CAMERA3_CLK_M0/HDMI_RX_SCL_M2/I2C8_SCL_M2/UART1_RTSN_M1/PWM14_M2/GPIO1_D6_u MIPI_CAMERA4_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2C8_SDA_M2/UART1_CTSN_M1/PWM15_IR_M3/GPIO1_D7_u | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 F22 F23 F24 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_6 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_267 VSS_268 VDD_NPU_6 VDD_NPU_5 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB16 AB17 AB18 AB19 AB20 AB21 AB22 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 MIPI_CAMERA3_CLK_M0/HDMI_RX_SCL_M2/I2C8_SCL_M2/UART1_RTSN_M1/PWM14_M2/GPI01_D6_u MIPI_CAMERA4_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2C8_SDA_M2/UART1_CTSN_M1/PWM15_IR_M3/GPI01_D7_u I2S0_SD01/I2C7_SCL_M0/UART6_TX_M2/SPI1_MISO_ | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 F22 F23 F24 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_1 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_267 VSS_268 VDD_NPU_6 VDD_NPU_5 VSS_269 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB21 AB22 AB23 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_57 VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 MIPI_CAMERA3_CLK_M0/HDMI_RX_SCL_M2/I2C8_SCL_M2/UART1_RTSN_M1/PWM14_M2/GPIO1_D6_u MIPI_CAMERA4_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2C8_SDA_M2/UART1_CTSN_M1/PWM15_IR_M3/GPIO1_D7_u IZSO_SDO1/IZC7_SCL_M0/UART6_TX_M2/SPI1_MISO_M2/GPIO1_D0_d | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 F22 F23 F24 F25 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_6 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_267 VSS_267 VSS_268 VDD_NPU_5 VDD_NPU_2 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB21 AB22 AB23 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_57 VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 MIPI_CAMERA3_CLK_M0/HDMI_RX_SCL_M2/I2C8_SCL_M2/ | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 F22 F23 F24 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_6 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_267 VSS_268 VDD_NPU_6 VDD_NPU_5 VDD_NPU_2 VSS_269 MIPI_CSI0_AVCCOV75 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB21 AB22 AB23 AB24 AB25 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_57 VSS_58 VSS_57 VSS_58 VSS_59 VSS_60 MIPI_CAMERA3_CLK_M0/HDMI_RX_SCL_M2/I2C8_SCL_M2/UART1_RTSN_M1/PWM14_M2/GPI01_D6_u MIPI_CAMERA4_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2C8_SDA_M2/UART1_CTSN_M1/PWM15_IR_M3/GPI01_D7_u IZSO_SDO1/I2C7_SCL_M0/UART6_TX_M2/SPI1_MISO_M2/GPI01_D0_d IZSO_SDO2/IZSO_SDI3/PDM0_SDI1_M0/IZC7_SDA_M0/UART6_RX_M2/SPI1_MOSI_M2/GPI01_D1_d | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 F22 F23 F24 F25 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_1 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_267 VSS_268 VDD_NPU_6 VDD_NPU_5 VSS_269 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB21 AB22 AB23 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 MIPI_CAMERA3_CLK_M0/HDMI_RX_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2CAMERA1_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2CAMERA1_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2CAMERA1_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2CAMERA1_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2CAMERA1_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2CAMERA1_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2CAMERA1_CTSN_M1/PWM15_IR_M3/GPIO1_D7_U I2SO_SDO1/I2C7_SCL_M0/UART6_TX_M2/SPI1_MISO_M2/GPIO1_D0_d I2SO_SDO2/I2SO_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/UART6_RX_M2/SPI1_MOSI_M2/GPIO1_D1_d I2SO_SDO3/I2SO_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/ | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 F22 F23 F24 F25 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_1 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_267 VSS_268 VDD_NPU_6 VDD_NPU_5 VDD_NPU_2 VSS_269 MIPI_CSI0_AVCC1V8 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB21 AB22 AB23 AB24 AB25 AB26 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 MIPI_CAMERA3_CLK_M0/HDMI_RX_SCL_M2/I2C8_SCL_M2/UART1_RTSN_M1/PWM14_M2/GPI01_D6_u MIPI_CAMERA4_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2C8_SDA_M2/UART1_CTSN_M1/PWM15_IR_M3/GPI01_D7_u IZSO_SD03/IZSO_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/UART6_RX_M2/SPI1_MOSI_M2/GPI01_D1_d IZSO_SD03/IZSO_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/UART6_RX_M2/SPI1_MOSI_M2/GPI01_D1_d IZSO_SD03/IZSO_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/UART6_RX_M2/SPI1_MOSI_M2/GPI01_D1_d IZSO_SD03/IZSO_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/UART6_RX_M2/SPI1_MOSI_M2/GPI01_D1_d IZSO_SD03/IZSO_SDI3/PDM0_SDI1_M0/I2C1_SCL_M4/UART4_TX_M0/PWM0_M1/SPI1_CLK_M2/GPI01_D2_d | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 F22 F23 F24 F25 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_6 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_267 VSS_268 VDD_NPU_6 VDD_NPU_5 VDD_NPU_2 VSS_269 MIPI_CSI0_AVCCOV75 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB21 AB22 AB23 AB24 AB25 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 MIPI_CAMERA3_CLK_M0/HDMI_RX_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2CAMERA1_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2CAMERA1_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2CAMERA1_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2CAMERA1_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2CAMERA1_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2CAMERA1_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2CAMERA1_CTSN_M1/PWM15_IR_M3/GPIO1_D7_U I2SO_SDO1/I2C7_SCL_M0/UART6_TX_M2/SPI1_MISO_M2/GPIO1_D0_d I2SO_SDO2/I2SO_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/UART6_RX_M2/SPI1_MOSI_M2/GPIO1_D1_d I2SO_SDO3/I2SO_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/ | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 F22 F23 F24 F25 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_267 VSS_268 VDD_NPU_6 VDD_NPU_5 VDD_NPU_2 VSS_269 MIPI_CSI0_AVCC1V8 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB21 AB22 AB23 AB24 AB25 AB26 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_53 VSS_54 VSS_55 VSS_55 VSS_56 VSS_57 VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 MIPI_CAMERA3_CLK_M0/HDMI_RX_SCL_M2/I2C8_SCL_M2/UART1_RTSN_M1/PWM14_M2/GPI01_D6_u MIPI_CAMERA4_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI_RX_SDA_M2/I2C8_SDA_M2/UART1_CTSN_M1/PWM15_IR_M3/GPI01_D7_u IR_M3/GPI01_D7_u IR_S0_SD01/I2C7_SCL_M0/UART6_TX_M2/SPI1_MISO_M2/GPI01_D0_d I2S0_SD02/I2S0_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/UART6_RX_M2/SPI1_MOSI_M2/GPI01_D1_d I2S0_SD03/I2S0_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/UART4_TX_M0/PWM0_M1/SPI1_CLK_M2/GPI01_D2_d I2S0_MCLK/I2C6_SDA_M1/UART3_RTSN/PWM3_IR_M2/JISO_MCLK/I2C6_SDA_M1/UART3_RTSN/PWM3_IR_M2/JISO_MSS_MCLK/I2C6_SDA_M1/UART3_RTSN/PWM3_IR_M2/JISO_MSS_MSS_MS_MS_MS_MS_MS_MS_MS_MS_MS_MS_M | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 F22 F23 F24 F25 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_267 VSS_268 VDD_NPU_6 VDD_NPU_5 VDD_NPU_2 VSS_269 MIPI_CSI0_AVCC0V75 MIPI_CSI0_AVCC1V8 VSS_270 PCIE30X4_BUTTON_RSTN/DP1_HPDIN_M0/MCU_JTAG_TMS_M 1/UART9_TX_M2/PWM11_IR_M3/SPI0_CS1_M3/GPI03_D5_d | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB21 AB22 AB23 AB24 AB25 AB24 AB25 AB26 AB27 AB28 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_52 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 MIPI_CAMERA3_CLK_M0/HDMI_RX_SCL_M2/I2C8 | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 F22 F23 F24 F25 F26 F27 F26 F30 F31 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_1 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_267 VSS_268 VDD_NPU_5 VDD_NPU_5 VDD_NPU_2 VSS_269 MIPI_CSI0_AVCC0V75 MIPI_CSI0_AVCC1V8 VSS_270 PCIE30X4_BUTTON_RSTN/DP1_HPDIN_M0/MCU_JTAG_TMS_M 1/UART9_TX_M2/PWM11_IR_M3/SPI0_CS1_M3/GPIO3_D5_d VSS_271 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB21 AB22 AB22 AB22 AB23 AB24 AB25 AB24 AB25 AB26 AB27 AB28 AB29 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_57 VSS_58 VSS_58 VSS_59 VSS_60 MIPI_CAMERA3_CLK_M0/HDMI_RX_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SDA_M2/UART1_CTSN_M1/PWM15_IR_M3/GPIO1_D7_u IR_SO_SDO_1/I2C7_SCL_M0/UART6_TX_M2/SPI1_MISO_M2/GPIO1_D0_d I2SO_SDO_2/I2SO_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/UART6_RX_M2/SPI1_MOSI_M2/GPIO1_D1_d I2SO_SDO_3/I2SO_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/UART6_RX_M2/SPI1_MOSI_M2/GPIO1_D1_d I2SO_SDO_3/I2SO_SDI2/PDM0_SDI1_M0/I2C1_SCL_M4/UART4_TX_M0/PWM0_M1/SPI1_CLK_M2/GPIO1_D2_d I2SO_MCLK/I2C6_SDA_M1/UART3_RTSN/PWM3_IR_M2/SPI4_CLK_M0/GPIO1_C2_d VSS_61 PCIE30_PORT0_RX1P | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 F22 F23 F24 F25 F26 F27 F28 F30 F31 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_1 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_267 VSS_268 VDD_NPU_5 VDD_NPU_5 VDD_NPU_5 VDD_NPU_2 VSS_269 MIPI_CSI0_AVCC0V75 MIPI_CSI0_AVCC1V8 VSS_270 PCIE30X4_BUTTON_RSTN/DP1_HPDIN_M0/MCU_JTAG_TMS_M 1/UART9_TX_M2/PWM11_IR_M3/SPI0_CS1_M3/GPI03_D5_d VSS_271 GMAC0_PPSTRING/FSPI_CS1N_M1/HDMI_TX1_SCL_M0/I2C4_ | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB21 AB22 AB23 AB24 AB25 AB24 AB25 AB26 AB27 AB28 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_52 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 MIPI_CAMERA3_CLK_M0/HDMI_RX_SCL_M2/I2C8 | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 F22 F23 F24 F25 F26 F27 F26 F30 F31 |
| AVSS_18 AVSS_19 HDMI/eDP_TX0_AVDD_0V75 AVSS_20 VSS_263 VDD_GPU_MEM_1 VDD_GPU_1 VDD_GPU_1 VDD_GPU_10 VSS_264 VSS_265 VSS_266 VSS_266 VSS_267 VSS_268 VDD_NPU_5 VDD_NPU_5 VDD_NPU_2 VSS_269 MIPI_CSI0_AVCC0V75 MIPI_CSI0_AVCC1V8 VSS_270 PCIE30X4_BUTTON_RSTN/DP1_HPDIN_M0/MCU_JTAG_TMS_M 1/UART9_TX_M2/PWM11_IR_M3/SPI0_CS1_M3/GPIO3_D5_d VSS_271 | AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB21 AB22 AB22 AB22 AB23 AB24 AB25 AB24 AB25 AB26 AB27 AB28 AB29 | DDR_CH1_DM0_C VSS_49 VSS_50 VSS_51 DDR_CH1_A1_C VSS_52 VSS_53 VSS_53 VSS_54 VSS_55 DDR_CH1_ZQ_D VSS_56 VSS_57 VSS_58 VSS_58 VSS_59 VSS_60 MIPI_CAMERA3_CLK_M0/HDMI_RX_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SCL_M2/I2C8_SDA_M2/UART1_CTSN_M1/PWM15_IR_M3/GPIO1_D7_u IR_SO_SDO_1/I2C7_SCL_M0/UART6_TX_M2/SPI1_MISO_M2/GPIO1_D0_d I2SO_SDO_2/I2SO_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/UART6_RX_M2/SPI1_MOSI_M2/GPIO1_D1_d I2SO_SDO_3/I2SO_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/UART6_RX_M2/SPI1_MOSI_M2/GPIO1_D1_d I2SO_SDO_3/I2SO_SDI2/PDM0_SDI1_M0/I2C1_SCL_M4/UART4_TX_M0/PWM0_M1/SPI1_CLK_M2/GPIO1_D2_d I2SO_MCLK/I2C6_SDA_M1/UART3_RTSN/PWM3_IR_M2/SPI4_CLK_M0/GPIO1_C2_d VSS_61 PCIE30_PORT0_RX1P | F8 F9 F10 F11 F12 F13 F14 F15 F16 F18 F19 F20 F21 F22 F23 F24 F25 F26 F27 F28 F30 F31 |

| VSS 272 | Pin Name | Pin | Pin Name | Pin |
|--|--|------|----------------------|-----|
| 3. MOSE MOGRICHO CS. 6 MORICO MOCITACY SCAN, MILURATE, RTSN, MOPWINS, M2/SPT) AB3M DOR, CHO, DNO, D DR, CHO, DNO, CHO, LIVE ACC. D DR, CHO, LIVE A | | | | |
| GANCE INC.C. SOA, MULANTS, RISN, MOPPWIS, NZ/SPT3 AS3 OPK, CHE, DWG, DWG, B GE MISS, DWG, DWG, CL C. GE C. G | | AB33 | VSS_62 | G3 |
| BOR CHO DOIL A | GMAC0_MDC/I2C7_SDA_M1/UART9_RTSN_M0/PWM5_M2/SPI3 | AB34 | DDR_CH0_DM0_B | G4 |
| DOR. CHO. DOR. CHO. WORD C. GS | | AC1 | VSS 63 | G6 |
| VSS_274 | | | | |
| ASS 21 ACS DOR CHI LPA/AX CSD C G11 ACS DOR CHI LPA/AX CSD C G12 ACS DOR CHI AD C C C G12 ACS DOR CHI AD C G12 ACS DOR CHI AD C C C G12 ACS DOR CHI AD C C C C C C C C C C C C C C C C C C | VSS_273 | AC3 | | G9 |
| IRDMINERP TRO UPD CHN 178 | VSS_274 | AC4 | VSS_64 | G10 |
| HOMLERP TWO, VOD. 10.1 VBS | | | | |
| ACRE DORC OFFLIA ID G14 ACRE DORC OFFLIA ID G15 ACRE DORC OFFLIA ID G15 ACRE DORC OFFLIA ID G15 ACRE DORC OFFLIA ID G16 ACRE DORC OFFLIA ID ACR DORC | | | | |
| HOMILEPEN TAL AVOID OV75 | , , , , , , , , , , , , , , , , , , , | | | |
| AYSE 237 AC11 DDR CHIL DOSON D G18 VSS 277 AC11 DDR CHIL WCKIN D G18 VSS 278 AC11 VSS 66 G19 VDD GPU 2 AC15 VSS 68 G22 VDD GPU 3 AC15 VSS 68 G22 VDD GPU 3 AC15 VSS 68 G22 VDD GPU 3 AC15 VSS 68 G22 VDD LOGIC S AC16 VSS 67 C22 VDD LOGIC S AC17 PCT CT C | | | | |
| VSS 275 | | | | |
| VSS 276 | | | | |
| VOD. GPU. 5 | | | | |
| VPD FPU 9 | | | | - |
| VSS_277 | | | VSS_67 | |
| VOD. LOGIC. 5 | VDD_GPU_9 | AC15 | VSS_68 | G22 |
| MOD LOGIC 3 | | AC16 | | G23 |
| NO. LOGIC AC19 PIPMO SDID MO/SPIT CST MY/CPIDL D 6 C66 | | | | V |
| VSS_279 | | | | |
| AC21 12G.3 SDA_MO/UART3_RX_MO/SPI4_MISO_MO/GPI01_C G29 | | | | |
| O_2 | | | _Z | |
| VEX. 190 | | | 0_z | |
| SSS_280 | | | | |
| VCCIO6 198 | | | | |
| VECTION AC26 PCTE30 PORTO EXON G34 | | | | |
| MACI_TXD0/IZS2_SDD_MI/UART2_RTSN/GPI03_B3_U | | | | |
| CMACL TXDD/IZSZ MCJK MIJUARTZ CTSN/GPIO3 B4 J AC29 | | | | |
| GMACQ PSCKIPTET CLKOUT MI/HDMT ZCTSN/GPI03 Bt u | | | | |
| GMACO_PPSCLK/TEST_CLKOUT_MI/HDMI_TX1_CEC_MO/UART AC30 DDR_CH0_WCK1P_B H4 | | | | |
| CMACO_RXD3/SDIO_DL_M0/FSPI_Dl_M1/UART6_TX_M0/GPIO_ZA_T_U CMACO_RXD2/SDIO_DD_M0/FSPI_DD_M1/UART6_RX_M0/GPI | GMAC0_PPSCLK/TEST_CLKOUT_M1/HDMI_TX1_CEC_M0/UART | | | |
| CMACO_RXDZ/SDIO_DD_MO/FSPI_DO_MI/UART6_RX_MO/GPI AC32 | GMACO_RXD3/SDIO_D1_M0/FSPI_D1_M1/UART6_TX_M0/GPIO | AC31 | DDR_CH0_WCK1N_B | H5 |
| CMACO_TXD2/SDIO_D3_M0/FSPI_D3_M1/IZC8_SDA_M1/UART | GMACO_RXD2/SDIO_D0_M0/FSPI_D0_M1/UART6_RX_M0/GPI | AC32 | VSS_72 | Н6 |
| GMACO TXD3/SDIO CMD M0/12C3 SCL M3/GPIO2 B2 U SC) | GMACO_TXD2/SDIO_D3_M0/FSPI_D3_M1/I2C8_SDA_M1/UART | AC33 | DDR_CH0_ZQ_B | H7 |
| SDMIC_DI/PDMI_SDIZ_MO/JTAG_TMS_M1/J2C3_SDA_M4/UA AD1 VSS_73 | | AC34 | DDR CH1 WCKON C | Н9 |
| DDMC_D0/PDM1_SDI3_M0/JTAG_TCK_M1/I2C3_SCL_M4/UA AD2 | SDMMC_D1/PDM1_SDI2_M0/JTAG_TMS_M1/I2C3_SDA_M4/UA | | | |
| AD3 | SDMMC_D0/PDM1_SDI3_M0/JTAG_TCK_M1/I2C3_SCL_M4/UA | AD2 | DDR_CH1_LP4/4X_CS1_C | H11 |
| NC | | AD3 | VSS 74 | H12 |
| AD5 | | | | |
| HDMI/EDP_TX1_VDD_10_10_10_8 | | | | |
| ADS | HDMI/eDP_TX1_VDD_CMN_1V8 | AD6 | DDR_CH1_A0_D | H15 |
| HDMI/eDP_TX1_VDD_0V75 | | | | |
| AD10 | 11= 1 | | | |
| VSS 282 | | | | |
| VSS 283 | | | | |
| NDD GPU 3 | | | | |
| VDD_GPU_8 | | | | |
| VDD_GPU_8 | | | | |
| VSS 284 | | | | |
| VDD_LOGIC 1 AD18 PCIE20_2_TXN/SATA30_2_TXN/USB30_SSTXN H29 VDD_LOGIC 2 AD19 PCIE20_2_TXP/SATA30_2_TXP/USB30_SSTXP H30 VSS_285 AD20 AVSS_2 H31 VSS_286 AD21 PCIE20_1_REFCLKP H32 VDD_NPU_3 AD22 PCIE20_1_REFCLKN H33 VDD_NPU_0 AD23 DDR_CH0_DQ_B J1 VSS_287 AD24 DDR_CH0_DQ_B J2 VSS_288 AD25 VSS_80 J3 VSS_289 AD26 VSS_81 J4 GMAC1_RXD2/SDIO_D2_M1/I2S3_LRCK/AUDDSM_LP/FSPI_D2 AD27 VSS_82 J5 M2/UART8_TX_M1/SPI4_CLK_M1/GPIO3_A2_u AD27 VSS_82 J5 GMAC1_TXCLK/SDIO_CMD_M1/I2S3_SDI/AUDDSM_RR/UART8_RTSM_M1/SPI4_CSI_M1/GPIO3_A4_d AD28 VSS_83 J6 GMAC1_TXEN/I2S2_SCLK_M1/CAN1_RX_M0/UART3_TX_M1/P AD29 DDR_CH0_DQS0N_B J7 WM12_M0/GPIO3_B5_u J6 AD30 DDR_CH0_DQS0P_B J8 M0/GPIO2_C3_d AD30 DDR_CH0_DQS0P_B J8 M0/GPIO2_C3_d | | | | |
| VDD_LOGIC 2 | | | | |
| VSS_285 | | | | |
| VSS 286 | | | | |
| NDD NPU 3 | | | | |
| VDD_NPU_0 AD23 DDR_CH0_DQ2_B J1 VSS_287 AD24 DDR_CH0_DQ1_B J2 VSS_288 AD25 VSS_80 J3 VSS_289 AD26 VSS_81 J4 GMAC1_RXD2/SDIO_D2_M1/I2S3_LRCK/AUDDSM_LP/FSPI_D2 AD27 VSS_82 J5 M2/UART8_TX_M1/SPI4_CLK_M1/GPIO3_A2_u AD27 VSS_82 J5 GMAC1_TXCLK/SDIO_CMD_M1/I2S3_SDI/AUDDSM_RP/UART8 RTSN_M1/SPI4_CSI_M1/GPIO3_A4_d AD28 VSS_83 J6 GMAC1_TXEN/I2S2_SCLK_M1/CAN1_RX_M0/UART3_TX_M1/P WM12_M0/GPIO3_B5_u AD29 DDR_CH0_DQS0N_B J7 ETH0_REFCLKO_25M/I2S2_SDI_M0/I2C6_SCL_M2/SPI1_CS0_ M0/GPIO2_C3_d AD30 DDR_CH0_DQS0P_B J8 M0/GPIO2_C3_d GMAC0_RXD1/I2C6_SDA_M2/UART9_TX_M0/SPI1_MOSI_M0/ GPIO2_C1_d AD31 VSS_84 J10 GMAC0_RXD0/I2C2_SCL_M1/UART1_CTSN_M0/SPI1_MISO_M O/GPIO2_C1_d AD32 VSS_85 J11 GMAC0_TXD0/I2S2_MCLK_M0/I2C5_SCL_M4/UART1_RX_M0/G AD33 VSS_86 J12 | | | | |
| VSS 287 | | | | |
| VSS_288 AD25 VSS_80 J3 VSS_289 AD26 VSS_81 J4 GMAC1_RXD2/SDIO_D2_M1/I2S3_LRCK/AUDDSM_LP/FSPI_D2 AD27 VSS_82 J5 M2/UART8_TX_M1/SPI4_CLK_M1/GPI03_A2_u VSS_82 J6 GMAC1_TXCLK/SDIO_CMD_M1/I2S3_SDI/AUDDSM_RP/UART8_RTSN_M1/SPI4_CS1_M1/GPI03_A4_d AD28 VSS_83 J6 GMAC1_TXEN/I2S2_SCLK_M1/CAN1_RX_M0/UART3_TX_M1/P_WM12_M0/GPI03_B5_u AD29 DDR_CH0_DQS0N_B J7 ETHO_REFCLKO_25M/I2S2_SDI_M0/I2C6_SCL_M2/SPI1_CS0_AGMO/GPI02_C3_d AD30 DDR_CH0_DQS0P_B J8 M0/GPI02_C3_d GMAC0_RXD1/I2C6_SDA_M2/UART9_TX_M0/SPI1_MOSI_M0/GPI02_C2_d AD31 VSS_84 J10 GMAC0_RXD0/I2C2_SCL_M1/UART1_CTSN_M0/SPI1_MISO_M_O/GPI02_C1_d AD32 VSS_85 J11 GMAC0_TXD0/I2S2_MCLK_M0/I2C5_SCL_M4/UART1_RX_M0/G AD33 VSS_86 J12 | | | | |
| VSS_289 AD26 VSS_81 J4 GMAC1_RXD2/SDIO_D2_M1/I2S3_LRCK/AUDDSM_LP/FSPI_D2 _M2/UART8_TX_M1/SPI4_CLK_M1/GPIO3_A2_u AD27 VSS_82 J5 GMAC1_TXCLK/SDIO_CMD_M1/I2S3_SDI/AUDDSM_RP/UART8 _RTSN_M1/SPI4_CS1_M1/GPIO3_A4_d AD28 VSS_83 J6 GMAC1_TXEM/I2S2_SCLK_M1/CAN1_RX_M0/UART3_TX_M1/P AD29 DDR_CH0_DQS0N_B J7 WM12_M0/GPIO3_B5_u ETH0_REFCLKO_25M/I2S2_SDI_M0/I2C6_SCL_M2/SPI1_CSO_ _M0/GPIO2_C3_d AD30 DDR_CH0_DQS0P_B J8 GMAC0_RXD1/I2C6_SDA_M2/UART9_TX_M0/SPI1_MOSI_M0/ _GPIO2_C2_d AD31 VSS_84 J10 GMAC0_RXD0/I2C2_SCL_M1/UART1_CTSN_M0/SPI1_MISO_M _OGPIO2_C1_d AD32 VSS_85 J11 GMAC0_TXD0/I2S2_MCLK_M0/I2C5_SCL_M4/UART1_RX_M0/G AD33 VSS_86 J12 | | | | |
| M2/UART8_TX_M1/SPI4_CLK_M1/GPI03_A2_u GMAC1_TXCLK/SDI0_CMD_M1/I2S3_SDI/AUDDSM_RP/UART8 | VSS_289 | AD26 | VSS_81 | J4 |
| GMAC1_TXCLK/SDIO_CMD_M1/I2S3_SDI/AUDDSM_RP/UART8 RTSN_M1/SPI4_CS1_M1/GPI03_A4_d AD28 VSS_83 J6 GMAC1_TXEN/I2S2_SCLK_M1/GPI03_A4_d AD29 DDR_CH0_DQS0N_B J7 WM12_M0/GPI03_B5_u BDR_CH0_DQS0N_B J7 ETH0_REFCLKO_25M/I2S2_SDI_M0/I2C6_SCL_M2/SPI1_CS0_ AD30 AD30 DDR_CH0_DQS0P_B J8 M0/GPI02_C3_d M0/GPI02_C3_d J10 J10 GMAC0_RXD1/I2C6_SDA_M2/UART9_TX_M0/SPI1_MOSI_M0/ GPI02_C2_d AD31 VSS_84 J10 GMAC0_RXD0/I2C2_SCL_M1/UART1_CTSN_M0/SPI1_MISO_M 0/GPI02_C1_d AD32 VSS_85 J11 GMAC0_TXD0/I2S2_MCLK_M0/I2C5_SCL_M4/UART1_RX_M0/G AD33 VSS_86 J12 | | AD27 | VSS_82 | J5 |
| GMAC1_TXEN/I2S2_SCLK_M1/CAN1_RX_M0/UART3_TX_M1/P AD29 DDR_CH0_DQS0N_B J7 WM12_M0/GPIO3_B5_u ETH0_REFCLKO_25M/I2S2_SDI_M0/I2C6_SCL_M2/SPI1_CS0_ AD30 DDR_CH0_DQS0P_B J8 M0/GPIO2_C3_d GMAC0_RXD1/I2C6_SDA_M2/UART9_TX_M0/SPI1_MOSI_M0/ AD31 VSS_84 J10 GPIO2_C2_d GMAC0_RXD0/I2C2_SCL_M1/UART1_CTSN_M0/SPI1_MISO_M AD32 VSS_85 J11 0/GPIO2_C1_d GMAC0_TXD0/I2S2_MCLK_M0/I2C5_SCL_M4/UART1_RX_M0/G AD33 VSS_86 J12 | GMAC1_TXCLK/SDIO_CMD_M1/I2S3_SDI/AUDDSM_RP/UART8 | AD28 | VSS_83 | J6 |
| ETHO_REFCLKO_25M/I2S2_SDI_M0/I2C6_SCL_M2/SPI1_CS0_ AD30 DDR_CH0_DQS0P_B J8 M0/GPI02_C3_d SDR_CH0_DQS0P_B J8 GMAC0_RXDI/I2C6_SDA_M2/UART9_TX_M0/SPI1_MOSI_M0/ AD31 VSS_84 J10 GPI02_C2_d SGMAC0_RXD0/I2C2_SCL_M1/UART1_CTSN_M0/SPI1_MISO_M AD32 VSS_85 J11 0/GPI02_C1_d GMAC0_TXD0/I2S2_MCLK_M0/I2C5_SCL_M4/UART1_RX_M0/G AD33 VSS_86 J12 | GMAC1_TXEN/I2S2_SCLK_M1/CAN1_RX_M0/UART3_TX_M1/P | AD29 | DDR_CH0_DQS0N_B | J7 |
| GMACO_RXD1/I2C6_SDA_M2/UART9_TX_M0/SPI1_MOSI_M0/ AD31 VSS_84 J10 GPIO2_C2_d GMACO_RXD0/I2C2_SCL_M1/UART1_CTSN_M0/SPI1_MISO_M AD32 VSS_85 J11 0/GPIO2_C1_d GMACO_TXD0/I2S2_MCLK_M0/I2C5_SCL_M4/UART1_RX_M0/G AD33 VSS_86 J12 | ETH0_REFCLKO_25M/I2S2_SDI_M0/I2C6_SCL_M2/SPI1_CS0_ | AD30 | DDR_CH0_DQS0P_B | Ј8 |
| GMACO_RXD0/I2C2_SCL_M1/UART1_CTSN_M0/SPI1_MISO_M | GMAC0_RXD1/I2C6_SDA_M2/UART9_TX_M0/SPI1_MOSI_M0/ | AD31 | VSS_84 | J10 |
| GMACO_TXD0/I2S2_MCLK_M0/I2C5_SCL_M4/UART1_RX_M0/G AD33 VSS_86 J12 | GMAC0_RXD0/I2C2_SCL_M1/UART1_CTSN_M0/SPI1_MISO_M | AD32 | VSS_85 | J11 |
| | GMAC0_TXD0/I2S2_MCLK_M0/I2C5_SCL_M4/UART1_RX_M0/G | AD33 | VSS_86 | J12 |

| Pin Name | Pin | Pin Name | Pin |
|---|--|---|--|
| PIO2 B7 d | FIII | riii Naiile | FIII |
| SDMMC_CLK/PDM1_CLK0_M0/TEST_CLKOUT_M0/MCU_JTAG_T | AE1 | VSS_88 | J14 |
| MS_M0/CAN0_RX_M1/UART5_TX_M0/GPIO4_D5_d | | | |
| SDMMC_CMD/PDM1_CLK1_M0/MCU_JTAG_TCK_M0/CAN0_TX_ | AE2 | VSS_89 | J15 |
| M1/UART5_RX_M0/PWM7_IR_M1/GPIO4_D4_u VSS 290 | AE3 | VSS 90 | J16 |
| HDMI_RX_VPH3V3 | AE4 | VSS 91 | J18 |
| HDMI_RX_DVDD3V3 | AE5 | VSS 92 | J19 |
| AVSS 27 | AE6 | VSS 93 | J20 |
| AVSS_28 | AE7 | VSS_94 | J21 |
| HDMI_RX_AVDD0V75 | AE8 | VSS_95 | J22 |
| AVSS_29 | AE9 | VSS_96 | J23 |
| VSS_291 | AE11 | VSS_97 | J24 |
| VSS_292 | AE12 | VSS_98 | J25 |
| VSS_293 VSS_294 | AE13 AE14 | AVSS_3 AVSS_4 | J27 J28 |
| VSS_295 | AE14 | AVSS 5 | J26 J29 |
| VSS 296 | AE16 | PCIE20_2_RXN/SATA30_2_RXN/USB30_SSRXN | 130 |
| VSS_297 | AE18 | PCIE20_2_RXP/SATA30_2_RXP/USB30_SSRXP | J31 |
| VSS_298 | AE19 | AVSS_6 | J32 |
| VSS_299 | AE20 | PCIE20_1_RXP/SATA30_1_RXP | J33 |
| VSS_300 | AE21 | PCIE20_1_RXN/SATA30_1_RXN | J34 |
| VDD_NPU_MEM_0 | AE22 | DDR_CH0_A4_B | K1 |
| VDD_NPU_MEM_1 | AE23 | DDR_CH0_DQ3_B | K2 |
| VSS_301 VSS 302 | AE24 AE26 | VSS_99 DDR_CH0_WCK0N_B | K3 K4 |
| GMAC1_RXD3/SDIO_D3_M1/I2S3_SDO/AUDDSM_RN/FSPI_D3 | AE26 AE27 | DDR_CH0_WCK0N_B DDR_CH0_WCK0P_B | K4 K5 |
| _M2/UART8_RX_M1/SPI4_CS0_M1/GPIO3_A3_u | AL2/ | DDK_CHO_WCKOF_D | 7.7 |
| GMAC1_TXER/I2S2_SDI_M1/UART2_RX_M2/PWM3_IR_M1/GPI | AE28 | VSS_100 | K6 |
| O3_B2_d | | _ | |
| GMAC1_MCLKINOUT/I2S2_LRCK_M1/CAN1_TX_M0/UART3_RX | AE29 | DDR_CH0_RESET_B | K7 |
| _M1/PWM13_M0/GPIO3_B6_d | A = 2.2 | VCC 101 | 1/0 |
| CLK32K_OUT1/GPIO2_C5_d GMAC0_RXDV_CRS/UART7_RTSN_M0/PWM2_M2/SPI3_CS0_M | AE30 AE31 | VSS_101 VSS_102 | K8 K9 |
| 0/GPIO4 C2 d | AESI | V35_102 | K9 |
| GMACO RXCLK/SDIO D2 M0/FSPI D2 M1/I2C8 SCL M1/UAR | AE32 | DDR_CH1_VDDQ_0 | K11 |
| T6 RTSN M0/GPIO2 B0 u | | | |
| GMACO_TXCLK/SDIO_CLK_M0/FSPI_CLK_M1/I2C3_SDA_M3/G | AE33 | DDR_CH1_VDDQ_1 | K12 |
| PIO2_B3_d | | | |
| GMACO_TXEN/I2S2_LRCK_M0/I2C2_SDA_M1/UART1_RTSN_M | AE34 | DDR_CH1_VDDQ_2 | K13 |
| O/SPI1_CLK_MO/GPIO2_CO_d SDMMC_D3/PDM1_SDI0_MO/JTAG_TMS_MO/I2C8_SDA_MO/UA | AF1 | DDR_CH1_VDDQ_3 | K14 |
| RT5_RTSN_M0/PWM10_M1/GPIO4_D3_u | AFI | DDR_CHI_VDDQ_3 | K14 |
| SDMMC_D2/PDM1_SDI1_M0/JTAG_TCK_M0/I2C8_SCL_M0/UA | AF2 | DDR_CH1_VDDQ_4 | K15 |
| RT5_CTSN_M0/GPIO4_D2_u | | | |
| HDMI_RX_REXT | AF3 | DDR_CH1_PLL_AVDD1V8 | K16 |
| AVSS_30 | AF4 | VSS_103 | K18 |
| HDMI_RX_CLKN | AF5 | VDD_LOGIC_8 | K19 |
| HDMI_RX_CLKP AVSS 31 | AF6 AF7 | VDD_LOGIC_9 VSS 104 | K20 K21 |
| AVSS_31 AVSS_32 | AF8 | VSS 105 | K21 |
| AVSS_33 | AF11 | VDD CPU BIG1 9 | K23 |
| AVSS_34 | AF12 | VDD_CPU_BIG1_0 | K24 |
| AVSS_35 | AF13 | AVSS_7 | K26 |
| AVSS_36 | AF14 | PCIE20_SATA30_USB30_2_AVDD_1V8 | K27 |
| AVSS_37 | AF15 | PCIE20_SATA30_USB30_2_AVDD_0V85 | K28 |
| AVSS_38 | AF16 | CLK32K_IN/CLK32K_OUTO/GPIO0_B2_u | K29 |
| TSADC_TEST_OUT_TS | AF18 | SPI2_CS0_M2/I2C1_SDA_M1/PWM5_M0/UART0_TX_M1/ GPIO0_B1_z | K30 |
| MIPI D/C PHY1 VREG | AF19 | AVSS_8 | K31 |
| MIPI_D/C_PHY0_VREG | AF20 | AVSS_9 | K32 |
| AVSS_39 | AF21 | PCIE20_1_TXP/SATA30_1_TXP | K33 |
| VSS_303 | | | |
| | AF22 | PCIE20_1_TXN/SATA30_1_TXN | K34 |
| VSS_304 | AF22 AF24 | VSS_106 | L1 |
| VSS_304 VSS_305 | AF22 AF24 AF25 | VSS_106 DDR_CH0_A5_B | L1 L2 |
| VSS_304 VSS_305 VSS_306 | AF22 AF24 AF25 AF27 | VSS_106 DDR_CH0_A5_B VSS_107 | L1 L2 L3 |
| VSS_304 VSS_305 VSS_306 VSS_307 | AF22 AF24 AF25 AF27 AF28 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B | L1 L2 L3 L4 |
| VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 | AF22 AF24 AF25 AF27 AF28 AF29 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B DDR_CH0_LP4/4X_CKE0/LP5_CS0_B | L1 L2 L3 L4 L5 |
| VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 | AF22 AF24 AF25 AF27 AF28 AF29 AF30 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B DDR_CH0_LP4/4X_CKE0/LP5_CS0_B VSS_108 | L1 L2 L3 L4 L5 L6 |
| VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 | AF22 AF24 AF25 AF27 AF28 AF29 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B DDR_CH0_LP4/4X_CKE0/LP5_CS0_B | L1 L2 L3 L4 L5 |
| VSS_304 VSS 305 VSS 306 VSS 307 VSS 308 VSS 309 VSS 310 | AF22 AF24 AF25 AF27 AF28 AF29 AF30 AF31 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B DDR_CH0_LP4/4X_CKE0/LP5_CS0_B VSS_108 DDR_CH0_LP4/4X_CS0_B | L1 L2 L3 L4 L5 L6 L7 |
| VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 GMACO_TXER/I2CO_SDA_M1/UART7_CTSN_M0/PWM7_IR_M3/ SPI3_CLK_M0/GPIO4_C6_d | AF22 AF24 AF25 AF27 AF28 AF29 AF30 AF31 AF32 AF33 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B DDR_CH0_LP4/4X_CKE0/LP5_CS0_B VSS_108 DDR_CH0_LP4/4X_CS0_B DDR_CH0_LP4/4X_CS1_B VSS_109 | L1 L2 L3 L4 L5 L6 L7 L8 L9 |
| VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 GMACO_TXER/I2CO_SDA_M1/UART7_CTSN_M0/PWM7_IR_M3/SPI3_CLK_M0/GPIO4_C6_d GMACO_MCLKINOUT/I2S2_SDO_M0/I2C7_SCL_M1/PWM4_M1/ | AF22 AF24 AF25 AF27 AF28 AF29 AF30 AF31 AF32 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B DDR_CH0_LP4/4X_CKE0/LP5_CS0_B VSS_108 DDR_CH0_LP4/4X_CS0_B DDR_CH0_LP4/4X_CS1_B | L1 L2 L3 L4 L5 L6 L7 L8 |
| VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 GMACO_TXER/I2CO_SDA_M1/UART7_CTSN_M0/PWM7_IR_M3/ SPI3_CLK_M0/GPIO4_C6_d GMACO_MCLKINOUT/I2S2_SDO_M0/I2C7_SCL_M1/PWM4_M1/ SPI3_CS1_M0/GPIO4_C3_d | AF22 AF24 AF25 AF27 AF28 AF28 AF30 AF31 AF32 AF33 AF34 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B DDR_CH0_LP4/4X_CKE0/LP5_CS0_B VSS_108 DDR_CH0_LP4/4X_CS0_B DDR_CH0_LP4/4X_CS1_B VSS_109 DDR_CH0_VDDQ_CK | L1 L2 L3 L4 L5 L6 L7 L8 L9 |
| VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 GMACO_TXER/I2CO_SDA_M1/UART7_CTSN_M0/PWM7_IR_M3/ SPI3_CLK_M0/GPIO4_C6_d GMACO_MCLKINOUT/I2S2_SDO_M0/I2C7_SCL_M1/PWM4_M1/ SPI3_CS1_M0/GPIO4_C3_d HDMI_TX0_SBDN/eDP_TX0_AUXN | AF22 AF24 AF25 AF27 AF28 AF29 AF30 AF31 AF32 AF33 AF34 AG1 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B DDR_CH0_LP4/4X_CKE0/LP5_CS0_B VSS_108 DDR_CH0_LP4/4X_CS0_B DDR_CH0_LP4/4X_CS1_B VSS_109 DDR_CH0_VDDQ_CK DDR_CH1_VDD_0 | L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 |
| VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 GMACO_TXER/I2CO_SDA_M1/UART7_CTSN_M0/PWM7_IR_M3/ SPI3_CLK_M0/GPIO4_C6_d GMACO_MCLKINOUT/I2S2_SDO_M0/I2C7_SCL_M1/PWM4_M1/ SPI3_CS1_M0/GPIO4_C3_d HDMI_TX0_SBDN/eDP_TX0_AUXN HDMI_TX0_SBDP/eDP_TX0_AUXN | AF22 AF24 AF25 AF27 AF28 AF29 AF30 AF31 AF32 AF33 AF34 AG1 AG2 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B DDR_CH0_LP4/4X_CKE0/LP5_CS0_B VSS_108 DDR_CH0_LP4/4X_CS0_B DDR_CH0_LP4/4X_CS1_B VSS_109 DDR_CH0_VDDQ_CK DDR_CH1_VDD_0 DDR_CH1_VDD_1 | L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 L11 L12 |
| VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 GMACO_TXER/I2CO_SDA_M1/UART7_CTSN_M0/PWM7_IR_M3/ SPI3_CLK_M0/GPIO4_C6_d GMACO_MCLKINOUT/I2S2_SDO_M0/I2C7_SCL_M1/PWM4_M1/ SPI3_CS1_M0/GPIO4_C3_d HDMI_TX0_SBDN/eDP_TX0_AUXN HDMI_TX0_SBDP/eDP_TX0_AUXP AVSS_40 | AF22 AF24 AF25 AF27 AF28 AF29 AF30 AF31 AF32 AF33 AF34 AG1 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B DDR_CH0_LP4/4X_CKE0/LP5_CS0_B VSS_108 DDR_CH0_LP4/4X_CS0_B DDR_CH0_LP4/4X_CS1_B VSS_109 DDR_CH0_VDDQ_CK DDR_CH1_VDD_0 DDR_CH1_VDD_1 DDR_CH1_VDD_1 DDR_CH1_VDD_2 | L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 |
| VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 GMACO_TXER/I2CO_SDA_M1/UART7_CTSN_M0/PWM7_IR_M3/ SPI3_CLK_M0/GPIO4_C6_d GMACO_MCLKINOUT/I2S2_SDO_M0/I2C7_SCL_M1/PWM4_M1/ SPI3_CS1_M0/GPIO4_C3_d HDMI_TX0_SBDN/eDP_TX0_AUXN HDMI_TX0_SBDP/eDP_TX0_AUXN | AF22 AF24 AF25 AF27 AF27 AF28 AF29 AF30 AF31 AF32 AF33 AF34 AG1 AG2 AG3 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B DDR_CH0_LP4/4X_CKE0/LP5_CS0_B VSS_108 DDR_CH0_LP4/4X_CS0_B DDR_CH0_LP4/4X_CS1_B VSS_109 DDR_CH0_VDDQ_CK DDR_CH1_VDD_0 DDR_CH1_VDD_1 | L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 L11 L12 L13 |
| VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 GMACO_TXER/I2CO_SDA_M1/UART7_CTSN_M0/PWM7_IR_M3/ SPI3_CLK_M0/GPIO4_C6_d GMACO_MCLKINOUT/I2S2_SDO_M0/I2C7_SCL_M1/PWM4_M1/ SPI3_CS1_M0/GPIO4_C3_d HDMI_TX0_SBDN/eDP_TX0_AUXN HDMI_TX0_SBDN/eDP_TX0_AUXN HDMI_TX0_SBDP/eDP_TX0_AUXP AVSS_40 HDMI_RX_DON HDMI_RX_DON AVSS_41 | AF22 AF24 AF25 AF27 AF28 AF29 AF30 AF31 AF32 AF33 AF34 AG1 AG2 AG3 AG4 AG5 AG6 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B DDR_CH0_LP4/4X_CKE0/LP5_CS0_B VSS_108 DDR_CH0_LP4/4X_CS0_B DDR_CH0_LP4/4X_CS1_B VSS_109 DDR_CH0_VDDQ_CK DDR_CH1_VDD_0 DDR_CH1_VDD_1 DDR_CH1_VDD_2 DDR_CH1_VDD_3 DDR_CH1_PLL_DVDD DDR_CH1_PLL_AVSS | L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 L11 L12 L13 L14 L15 L14 L15 L16 |
| VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 GMACO_TXER/I2CO_SDA_M1/UART7_CTSN_M0/PWM7_IR_M3/ SPI3_CLK_M0/GPIO4_C6_d GMACO_MCLKINOUT/I2S2_SDO_M0/I2C7_SCL_M1/PWM4_M1/ SPI3_CS1_M0/GPIO4_C3_d HDMI_TX0_SBDN/eDP_TX0_AUXN HDMI_TX0_SBDP/eDP_TX0_AUXN HDMI_TX0_SBDP/eDP_TX0_AUXP AVSS_40 HDMI_RX_DON HDMI_RX_DON HDMI_RX_DOP AVSS_41 AVSS_42 | AF22 AF24 AF25 AF27 AF28 AF29 AF30 AF31 AF32 AF33 AF34 AG1 AG2 AG3 AG4 AG5 AG6 AG7 | VSS_106 DDR_CHO_A5_B VSS_107 DDR_CHO_LP4/4X_CKE1/LP5_CS1_B DDR_CHO_LP4/4X_CKE0/LP5_CS0_B VSS_108 DDR_CHO_LP4/4X_CS0_B DDR_CHO_LP4/4X_CS1_B VSS_109 DDR_CHO_VDDQ_CK DDR_CH1_VDD_0 DDR_CH1_VDD_1 DDR_CH1_VDD_1 DDR_CH1_VDD_3 DDR_CH1_VDD_3 DDR_CH1_PLL_AVSS DDR_CH1_VDD_MIF_0 | L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 L11 L12 L13 L14 L15 L16 L17 |
| VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 GMACO_TXER/I2CO_SDA_M1/UART7_CTSN_M0/PWM7_IR_M3/ SPI3_CLK_M0/GPIO4_C6_d GMACO_MCLKINOUT/I2S2_SDO_M0/I2C7_SCL_M1/PWM4_M1/ SPI3_CS1_M0/GPIO4_C3_d HDMI_TX0_SBDN/eDP_TX0_AUXN HDMI_TX0_SBDN/eDP_TX0_AUXN HDMI_TX0_SBDP/eDP_TX0_AUXP AVSS_40 HDMI_RX_DON HDMI_RX_DON HDMI_RX_DOP AVSS_41 AVSS_42 USB20_HOST0_REXT | AF22 AF24 AF25 AF27 AF28 AF29 AF30 AF31 AF32 AF33 AF34 AG1 AG2 AG3 AG4 AG5 AG6 AG7 AG9 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B DDR_CH0_LP4/4X_CKE0/LP5_CS0_B VSS_108 DDR_CH0_LP4/4X_CS0_B DDR_CH0_LP4/4X_CS1_B VSS_109 DDR_CH0_VDDQ_CK DDR_CH1_VDD_0 DDR_CH1_VDD_1 DDR_CH1_VDD_1 DDR_CH1_VDD_2 DDR_CH1_VDD_3 DDR_CH1_PLL_DVDD DDR_CH1_PLL_AVSS DDR_CH1_VDD_MIF_0 DDR_CH1_VDD_MIF_0 DDR_CH1_VDD_MIF_1 | L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 L11 L12 L13 L14 L15 L16 L17 L18 |
| VSS_304 VSS_305 VSS_306 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 GMACO_TXER/I2CO_SDA_M1/UART7_CTSN_M0/PWM7_IR_M3/SPI3_CLK_M0/GPIO4_C6_d GMACO_MCLKINOUT/I2S2_SDO_M0/I2C7_SCL_M1/PWM4_M1/SPI3_CS1_M0/GPIO4_C3_d HDMI_TXO_SBDN/eDP_TXO_AUXN HDMI_TXO_SBDP/eDP_TXO_AUXN HDMI_TXO_SBDP/eDP_TXO_AUXP AVSS_40 HDMI_RX_DON HDMI_RX_DON HDMI_RX_DOP AVSS_41 AVSS_42 USB20_HOSTO_REXT AVSS_43 | AF22 AF24 AF25 AF27 AF28 AF29 AF30 AF31 AF32 AF33 AF34 AG1 AG2 AG3 AG4 AG5 AG6 AG7 AG9 AG10 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B DDR_CH0_LP4/4X_CKE0/LP5_CS0_B VSS_108 DDR_CH0_LP4/4X_CS0_B DDR_CH0_LP4/4X_CS1_B VSS_109 DDR_CH0_VDDQ_CK DDR_CH1_VDD_0 DDR_CH1_VDD_1 DDR_CH1_VDD_1 DDR_CH1_VDD_3 DDR_CH1_VDD_3 DDR_CH1_PLL_AVSS DDR_CH1_VDD_MIF_0 DDR_CH1_VDD_MIF_0 DDR_CH1_VDD_MIF_0 DDR_CH1_VDD_MIF_1 VSS_110 | L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 L11 L12 L13 L14 L15 L16 L17 L18 L19 L19 |
| VSS_304 VSS_305 VSS_306 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 GMACO_TXER/I2CO_SDA_M1/UART7_CTSN_M0/PWM7_IR_M3/SPI3_CLK_M0/GPI04_C6_d GMACO_MCLKINOUT/I2S2_SDO_M0/I2C7_SCL_M1/PWM4_M1/SPI3_CS1_M0/GPI04_C3_d HDMI_TX0_SBDN/eDP_TX0_AUXN HDMI_TX0_SBDP/eDP_TX0_AUXN HDMI_RX_D0N HDMI_RX_D0N HDMI_RX_D0N HDMI_RX_D0P AVSS_41 AVSS_42 USB20_HOST0_REXT AVSS_43 USB20_AVDD_1V8 | AF22 AF24 AF25 AF27 AF28 AF29 AF30 AF31 AF32 AF33 AF34 AG1 AG2 AG3 AG4 AG5 AG6 AG7 AG9 AG10 AG11 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B DDR_CH0_LP4/4X_CKE0/LP5_CS0_B VSS_108 DDR_CH0_LP4/4X_CS0_B DDR_CH0_LP4/4X_CS1_B VSS_109 DDR_CH0_VDDQ_CK DDR_CH1_VDD_0 DDR_CH1_VDD_1 DDR_CH1_VDD_1 DDR_CH1_VDD_3 DDR_CH1_VDD_3 DDR_CH1_PLL_DVDD DDR_CH1_VDD_MIF_0 DDR_CH1_VDD_MIF_0 DDR_CH1_VDD_MIF_1 VSS_110 VSS_110 | L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 L11 L12 L13 L14 L15 L16 L17 L18 L19 L10 L11 L12 L13 L14 L15 L16 L17 L18 L19 L20 |
| VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 GMACO_TXER/I2CO_SDA_M1/UART7_CTSN_M0/PWM7_IR_M3/SPI3_CLK_M0/GPI04_C6_d GMACO_MCLKINOUT/I2S2_SDO_M0/I2C7_SCL_M1/PWM4_M1/SPI3_CS1_M0/GPI04_C3_d HDMI_TX0_SBDN/eDP_TX0_AUXN HDMI_TX0_SBDN/eDP_TX0_AUXN HDMI_TX0_SBDP/EDP_TX0_AUXP AVSS_40 HDMI_RX_D0N HDMI_RX_D0P AVSS_41 AVSS_42 USB20_HOST0_REXT AVSS_43 USB20_AVDD_1V8 AVSS_44 | AF22 AF24 AF25 AF27 AF28 AF29 AF30 AF31 AF32 AF33 AF34 AG1 AG2 AG3 AG4 AG5 AG6 AG7 AG9 AG10 AG11 AG12 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B DDR_CH0_LP4/4X_CKE0/LP5_CS0_B VSS_108 DDR_CH0_LP4/4X_CS0_B DDR_CH0_LP4/4X_CS1_B VSS_109 DDR_CH0_VDDQ_CK DDR_CH1_VDD_1 DDR_CH1_VDD_1 DDR_CH1_VDD_2 DDR_CH1_VDD_3 DDR_CH1_VDD_3 DDR_CH1_PLL_DVDD DDR_CH1_PLL_AVSS DDR_CH1_VDD_MIF_0 DDR_CH1_VDD_MIF_1 VSS_110 VSS_111 | L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 L11 L12 L13 L14 L15 L16 L17 L18 L19 L10 L11 L12 L13 L14 L15 L16 L17 L18 L19 L10 L10 L11 L11 L12 L13 L14 L15 L16 L17 L18 L19 L20 L21 |
| VSS_304 VSS_305 VSS_306 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 GMACO_TXER/I2CO_SDA_M1/UART7_CTSN_M0/PWM7_IR_M3/SPI3_CLK_M0/GPI04_C6_d GMACO_MCLKINOUT/I2S2_SDO_M0/I2C7_SCL_M1/PWM4_M1/SPI3_CS1_M0/GPI04_C3_d HDMI_TX0_SBDN/eDP_TX0_AUXN HDMI_TX0_SBDP/eDP_TX0_AUXN HDMI_RX_D0N HDMI_RX_D0N HDMI_RX_D0N HDMI_RX_D0P AVSS_41 AVSS_42 USB20_HOST0_REXT AVSS_43 USB20_AVDD_1V8 | AF22 AF24 AF25 AF27 AF28 AF29 AF30 AF31 AF32 AF33 AF34 AG1 AG2 AG3 AG4 AG5 AG6 AG7 AG9 AG10 AG11 | VSS_106 DDR_CH0_A5_B VSS_107 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B DDR_CH0_LP4/4X_CKE0/LP5_CS0_B VSS_108 DDR_CH0_LP4/4X_CS0_B DDR_CH0_LP4/4X_CS1_B VSS_109 DDR_CH0_VDDQ_CK DDR_CH1_VDD_0 DDR_CH1_VDD_1 DDR_CH1_VDD_1 DDR_CH1_VDD_3 DDR_CH1_VDD_3 DDR_CH1_PLL_DVDD DDR_CH1_VDD_MIF_0 DDR_CH1_VDD_MIF_0 DDR_CH1_VDD_MIF_1 VSS_110 VSS_110 | L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 L11 L12 L13 L14 L15 L16 L17 L18 L19 L10 L11 L12 L13 L14 L15 L16 L17 L18 L19 L20 |

| - N | | · | |
|---|--------------|---|------------|
| Pin Name | Pin | Pin Name | Pin |
| AVSS_45 | AG15 | VDD_CPU_BIG1_1 | L24 |
| TYPEC1_DP1_REXT | AG16 | VSS_114 | L25 |
| AVSS_46 | AG18 | AVSS_10 | L26 |
| MIPI_D/C_PHY1_VDD | AG19 | PCIE20_SATA30_1_AVDD_1V8 | L27 |
| MIPI_D/C_PHY0_VDD | AG20 | PCIE20_SATA30_1_AVDD_0V85 | L28 |
| AVSS_47 | AG21 | SPI2_MISO_M2/I2C0_SCL_M0/GPIO0_B3_z | L29 |
| AVSS_48 | AG22 | SPI2_CS1_M2/I2C1_SCL_M1/UART0_RX_M1/GPIO0_B0_ | L30 |
| CIE D12/DCIE20V1 2 DEDCTN M0/UDMI DV CEC M1/UADTA | AC22 | Z AVSS_11 | L31 |
| CIF_D13/PCIE20X1_2_PERSTN_M0/HDMI_RX_CEC_M1/UART4 | AG23 | AV55_11 | L31 |
| TX_M1/PWM9_M2/SPI0_MISO_M3/GPIO3_D1_d | AG24 | DCIE30 0 DEECLKD | L32 |
| CIF_D15/PCIE30X2_WAKEN_M2/HDMI_RX_SDA_M1/I2C7_SDA _M2/UART9_CTSN_M2/PWM10_M2/SPI0_CLK_M3/GPI03_D3_ | AG24 | PCIE20_0_REFCLKP | L32 |
| M2/OAR19_C15N_M2/PWM10_M2/5P10_CER_M3/GP103_D3_ | | | |
| CIF D14/PCIE30X2 CLKREQN M2/HDMI RX SCL M1/I2C7 S | AG25 | PCIE20_0_REFCLKN | L33 |
| CL M2/UART9 RTSN M2/SPI0 MOSI M3/GPIO3 D2 d | AGZS | r ciezo_o_ker cekin | LJJ |
| CIF_D10/PCIE30X4_PERSTN_M2/HDMI_TX1_SCL_M1/SPI3_MI | AG26 | DDR CH0 CKB B | M1 |
| SO_M3/GPIO3_C6_u | AGZO | BBK_cno_ckb_b | 1.17 |
| GMAC1_RXD1/MIPI_CAMERA3_CLK_M1/PWM9_M0/GPIO3_B0_ | AG28 | DDR_CH0_CK_B | M2 |
| u | | | |
| GMAC1_RXD0/MIPI_CAMERA2_CLK_M1/PWM8_M0/GPIO3_A7_ | AG29 | VSS_115 | M3 |
| u u u u u u u u u u u u u u u u u u u | | | |
| VSS_312 | AG30 | DDR_CH0_A1_B | M5 |
| MIPI_CSI1_D0P | AG31 | VSS 116 | M6 |
| MIPI_CSI1_D0N | AG32 | DDR_CH0_A6_B | M7 |
| MIPI CSIO DOP | AG33 | DDR CHO AO B | M8 |
| MIPI CSIO DON | AG34 | VSS 117 | M9 |
| HDMI TX0 D3N/eDP TX0 D3N | AH2 | DDR_CH0_VDDQ_0 | M10 |
| HDMI_TX0_D3P/eDP_TX0_D3P | AH3 | DDR_CH0_PLL_AVSS | M11 |
| AVSS_49 | AH4 | DDR_CH0_PLL_AVDD1V8 | M12 |
| HDMI_RX_D1N | AH5 | DDR_CH1_VDDQ_CK | M13 |
| HDMI_RX_D1P | AH6 | VSS_118 | M14 |
| AVSS_50 | AH8 | VSS_119 | M15 |
| USB20_HOST1_REXT | AH9 | VDD_CPU_BIG0_0 | M16 |
| USB20_DVDD_0V75 | AH10 | VDD_CPU_BIG0_9 | M17 |
| AVSS_51 | AH11 | VSS_120 | M18 |
| AVSS 52 | AH12 | VDD_CPU_BIG0_MEM_0 | M19 |
| TYPEC1_DP1_VDD_0V85 | AH13 | VSS 121 | M20 |
| TYPECO DPO VDDA 0V85 | AH14 | VDD_CPU_BIG1_MEM_0 | M21 |
| AVSS_53 | AH15 | VSS 122 | M22 |
| TYPECO_DPO_REXT | AH16 | VDD CPU BIG1 7 | M23 |
| SARADC AVDD 1V8 | AH18 | VDD CPU BIG1 2 | M24 |
| MIPI_D/C_PHY1_VDD_1V2 | AH19 | VSS 123 | M25 |
| MIPI_D/C_PHY0_VDD_1V2 | AH20 | AVSS 12 | M26 |
| AVSS_54 | AH21 | PCIE20_SATA30_0_AVDD_1V8 | M27 |
| AVSS_55 | AH22 | PCIE20_SATA30_0_AVDD_0V85 | M28 |
| AVSS_56 | AH23 | TVSS_d | M29 |
| CIF_D12/PCIE20X1_2_WAKEN_M0/HDMI_TX0_SDA_M2/I2C5_ | AH24 | PMIC_INT_L/GPIO0_A7_u | M30 |
| SDA_M0/UART4_RX_M1/PWM8_M2/SPI3_CLK_M3/GPIO3_D0_ | | | |
| u | | | |
| CIF_D9/FSPI_CS1N_M2/PCIE30X4_WAKEN_M2/HDMI_TX1_SD | AH25 | NPOR_u | M31 |
| A_M1/CAN2_TX_M0/UART5_RX_M1/SPI3_CS1_M3/GPIO3_C5_ | | | |
| U | | | |
| CIF_D8/FSPI_CS0N_M2/PCIE30X4_CLKREQN_M2/HDMI_TX1_C | AH26 | AVSS_13 | M32 |
| EC_M2/CAN2_RX_M0/UART5_TX_M1/SPI3_CS0_M3/GPIO3_C4 | | | |
| _u | | | |
| ETH1_REFCLKO_25M/MIPI_CAMERA1_CLK_M1/I2C4_SCL_M0/ | AH27 | PCIE20_0_TXN/SATA30_0_TXN | M33 |
| GPIO3_A6_d | | | |
| GMAC1_RXDV_CRS/MIPI_CAMERA4_CLK_M1/UART2_TX_M2/P | AH29 | PCIE20_0_TXP/SATA30_0_TXP | M34 |
| WM2_M1/GPIO3_B1_d | | | |
| GMAC1_RXCLK/SDIO_CLK_M1/MIPI_CAMERAO_CLK_M1/FSPI_ | AH30 | DDR_CH0_CKB_A | N1 |
| CLK_M2/I2C4_SDA_M0/UART8_CTSN_M1/GPIO3_A5_d | A1124 | DDD CHO CK A | N2 |
| MIPI_CSI1_D1P MIPI_CSI1_D1N | AH31 AH32 | DDR_CH0_CK_A VSS_124 | N3 |
| | | | |
| MIPI_CSIO_D1P MIPI_CSIO_D1N | AH33 AH34 | DDR_CH0_A3_B DDR_CH0_A2_B | N4 N5 |
| HDMI_TX0_D0N/eDP_TX0_D0N | AH34 AJ1 | VSS_125 | N6 |
| HDMI_TX0_D0N/eDP_TX0_D0N HDMI_TX0_D0P/eDP_TX0_D0P | AJ1 AJ2 | DDR_CH0_LP4/4X_CKE1/LP5_CS1_A | N7 |
| AVSS_57 | AJ2 AJ3 | DDR_CH0_LP4/4X_CKE1/LP5_CS1_A DDR_CH0_VDDQ_CKE | N8 |
| HDMI_RX_D2N | AJ4 | VSS_126 | N9 |
| HDMI RX D2P | AJ4 AJ5 | DDR_CH0_VDDQ_1 | N10 |
| AVSS 58 | AJ5 AJ7 | VSS 127 | N10 N11 |
| AVSS_58 AVSS_59 | AJ7 AJ8 | DDR_CH0_PLL_DVDD | N11 N12 |
| AVSS_59 AVSS_60 | AJ9 | DDR_CH0_PLL_DVDD DDR_CH0_VDD_MIF_0 | N13 |
| USB20 AVDD 3V3 | AJ10 | VSS 128 | N13 |
| OSB20_AVDD_3V3 AVSS 61 | AJ11 | VSS 129 | N14 N15 |
| AVSS_62 | AJ11 | VDD_CPU_BIGO_1 | N15 |
| TYPEC1 DP1 VDDA 0V85 | AJ12 AJ13 | VDD_CPU_BIG0_8 | N17 |
| TYPECO DPO VDD 0V85 | AJ13 AJ14 | VSS_130 | N17 N18 |
| AVSS_63 | AJ14 AJ15 | VDD CPU BIGO MEM 1 | N19 |
| AVSS_63 AVSS_64 | AJ15 AJ16 | VSS 131 | N20 |
| AVSS_65 | AJ18 | VDD_CPU_BIG1_MEM_1 | N21 |
| MIPI_D/C_PHY1_VDD_1V8 | AJ18 AJ19 | VSS 132 | N21 N22 |
| MIPI_D/C_PHY1_VDD_1V8 MIPI_D/C_PHY0_VDD_1V8 | AJ19 AJ20 | VDD_CPU_BIG1_6 | N23 |
| AVSS_66 | AJ20 AJ21 | VDD_CPU_BIG1_6 VDD CPU_BIG1_3 | N23 N24 |
| AVSS_66 | AJ21 AJ22 | VSS 133 | N24 N25 |
| AVSS_67 AVSS_68 | AJ22 AJ23 | VSS 134 | N26 |
| CIF_D11/PCIE20X1_2_CLKREQN_M0/HDMI_TX0_SCL_M2/I2C5 | AJ23 AJ24 | 0SC_1V8 | N26 N27 |
| _SCL_M0/SPI3_MOSI_M3/GPIO3_C7_u | AJ24 | 030_100 | INZ/ |
| 552_110/5115_11551_P15/01105_67_u | 1 | ı | |

| The state of the s | | · | |
|--|--------------|---|------------|
| Pin Name BT1120_D14/PCIE20X1_2_WAKEN_M1/HDMI_TX0_SDA_M0/I2 | Pin AJ25 | Pin Name PMUIO1_1V8 | Pin N28 |
| C8 SCL M3/SPI3 CS0 M1/GPIO4 C0 u | AJZS | PMOIOI_IV8 | INZO |
| BT1120 D11/PCIE30X4 WAKEN M1/HDMI RX CEC M0/SATA1 | AJ26 | VSS 135 | N29 |
| _ACT_LED_M0/UART9_RX_M1/PWM12_M1/SPI3_MISO_M1/GPI | AJZU | V33_133 | 11/29 |
| 04 B5 d | | | |
| BT1120 D12/PCIE30X4 PERSTN M1/HDMI RX HPDIN M0/SA | AJ27 | SPI2_MOSI_M2/I2C0_SDA_M0/GPIO0_A6_z | N30 |
| TAO_ACT_LED_M0/I2C5_SCL_M1/PWM13_M1/SPI3_MOSI_M1/ | AJZ7 | 3F12_MO31_M2/12C0_3DA_M0/GF100_A0_2 | 1430 |
| GPIO4 B6 d | | | |
| BT1120_D13/PCIE20X1_2_CLKREQN_M1/HDMI_TX0_SCL_M0/I | AJ28 | SPI2 CLK M2/SDMMC PWREN/PMU DEBUG/GPI00 A5 | N31 |
| 2C5_SDA_M1/SPI3_CLK_M1/GPI04_B7_u | 7320 | d | 1451 |
| VSS 313 | AJ30 | AVSS 14 | N32 |
| MIPI_CSI1_CLK0P | AJ31 | PCIE20_0_RXP/SATA30_0_RXP | N33 |
| MIPI CSI1 CLKON | AJ32 | PCIE20 0 RXN/SATA30 0 RXN | N34 |
| MIPI CSIO CLKOP | AJ33 | VSS 136 | P1 |
| MIPI_CSIO_CLKON | AJ34 | DDR CHO A5 A | P2 |
| HDMI_TX0_D1N/eDP_TX0_D1N | AK2 | VSS 137 | P3 |
| HDMI TX0 D1P/eDP TX0 D1P | AK3 | DDR_CH0_A2_A | P4 |
| AVSS 69 | AK4 | DDR CHO A3 A | P5 |
| AVSS 70 | AK5 | VSS 138 | P6 |
| USB20_HOST0_DP | AK6 | DDR_CH0_LP4/4X_CKE0/LP5_CS0_A | P7 |
| AVSS 71 | AK7 | VSS 139 | P8 |
| TYPEC1_USB20_OTG_ID | AK8 | VSS 140 | P9 |
| TYPEC1_USB20_OTG_DP | AK9 | DDR_CH0_VDDQ_2 | P10 |
| AVSS 72 | AK10 | VSS 141 | P11 |
| AVSS_73 | AK11 | DDR CH0 VDD 3 | P12 |
| AVSS_73 AVSS_74 | AK11 AK12 | DDR CHO VDD MIF 1 | P12 |
| AVSS_74 AVSS_75 | AK12 AK13 | VSS 142 | P13 |
| AVSS 76 | AK13 | VSS 143 | P14 |
| SARADC IN5 | AK14 AK15 | VDD CPU BIGO 2 | P15 |
| SARADC_INS SARADC_IN2 | AK15 AK16 | VDD CPU BIG0 7 | P16 P17 |
| | | | |
| SARADC_IN7 MIPI DPHY1 RX D0P/MIPI CPHY1 RX TRIO0 B | AK17 | VSS_144 | P18 |
| | AK18 | VSS_145 | P19 |
| MIPI_DPHY1_RX_D1P/MIPI_CPHY1_RX_TRIO1_A | AK19 | VSS_146 | P20 |
| MIPI_DPHY1_RX_CLKP/MIPI_CPHY1_RX_TRIO1_C | AK20 | VSS_147 | P21 |
| MIPI_DPHY1_RX_D2P/MIPI_CPHY1_RX_TRIO2_B | AK21 | VSS_148 | P22 |
| MIPI_DPHY1_RX_D3P/NO_USE | AK22 | VDD_CPU_BIG1_5 | P23 |
| AVSS_77 | AK23 | VDD_CPU_BIG1_4 | P24 |
| BT1120_D15/SPDIF1_TX_M2/PCIE20X1_2_PERSTN_M1/HDMI_ | AK24 | VSS_149 | P25 |
| TX0_CEC_M0/I2C8_SDA_M3/PWM6_M1/SPI3_CS1_M1/GPI04_ | | | |
| C1_d | | 1400 150 | 504 |
| CIF_HREF/BT1120_D8/I2S1_SD01_M0/PCIE30X1_1_BUTTON_ | AK25 | VSS_150 | P26 |
| RSTN/I2C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_ | | | |
| M1/CAN1_RX_M1/GPIO4_B2_u | | | |
| CIF_CLKIN/BT1120_CLKOUT/I2S1_SDI3_M0/PCIE30X2_PERST | AK26 | PMU_0V75 | P27 |
| N_M1/I2C6_SDA_M3/UART8_TX_M0/SPI2_CS1_M1/GPIO4_B0 | l l | | |
| _d | 41(27 | DMUZO2 | D20 |
| CIF_D5/BT1120_D5/I2S1_SDI0_M0/PCIE30X1_0_PERSTN_M1/ | AK27 | PMUIO2 | P28 |
| I2C3_SDA_M2/UART3_TX_M2/SPI2_MOSI_M1/GPIO4_A5_d | A1(20 | TOCA MONEY MAY THE COLUMN TOCK MONEY TO THE | D20 |
| VSS_314 | AK28 | I2S1_MCLK_M1/JTAG_TCK_M2/I2C1_SCL_M0/UART2_TX | P29 |
| VCC 245 | A1/20 | _MO/PCIE30X1_1_CLKREQN_MO/GPIO0_B5_d | D20 |
| VSS_315 | AK29 | I2S1_SDI0_M1/GPU_AVS/UART0_TX_M0/I2C4_SCL_M2/ | P30 |
| | | DP1_HPDIN_M1/PWM4_M0/PCIE30X1_0_PERSTN_M0/G | |
| CIE DO/DT1120 DO/J2C1 MCIV MO/DCIE2OV1 1 CIVIDEON M | A1/20 | PIOO_C5_U | D21 |
| CIF_D0/BT1120_D0/I2S1_MCLK_M0/PCIE30X1_1_CLKREQN_M | AK30 | SDMMC_DET/GPIO0_A4_u | P31 |
| 1/UART9_RTSN_M1/SPI0_MISO_M1/GPIO4_A0_d | AI/21 | TCADC CUUT ODC/TCADC CUUT/CDIOO A1 - | DOO |
| MIPI_CSI1_D2P | AK31 | TSADC_SHUT_ORG/TSADC_SHUT/GPIO0_A1_z | P32 |
| MIPI_CSI1_D2N | AK32 | REFCLK_OUT/GPIO0_A0_d | P33 |
| MIPI_CSIO_D2P | AK33 | VSS_151 | P34 |
| MIPI_CSI0_D2N | AK34 | DDR_CH0_A4_A | R1 |
| HDMI_TX0_D2N/eDP_TX0_D2N | AL1 | DDR_CH0_DQ3_A | R2 |
| HDMI_TX0_D2P/eDP_TX0_D2P | AL2 | VSS_152 | R3 |
| AVSS_78 | AL3 | VSS_153 | R5 |
| AVSS_79 | AL4 | DDR_CH0_LP4/4X_CS0_A | R6 |
| AVSS_80 | AL5 | DDR_CH0_LP4/4X_CS1_A | R7 |
| USB20_HOST0_DM | AL6 | VSS_154 | R8 |
| USB20_HOST1_DP | AL7 | VSS_155 | R9 |
| TYPEC1_USB20_VBUSDET | AL8 | DDR_CH0_VDDQ_3 | R10 |
| TYPEC1_USB20_OTG_DM | AL9 | VSS_156 | R11 |
| TYPEC1_SBU1/DP1_AUXP | AL10 | DDR_CH0_VDD_2 | R12 |
| AVSS_81 | AL11 | VSS_157 | R13 |
| TYPECO_USB20_OTG_DP | AL12 | VDD_VDENC_0 | R14 |
| AVSS_82 | AL13 | VSS_158 | R15 |
| TYPECO_USB20_OTG_ID | AL14 | VDD_CPU_BIG0_3 | R16 |
| TYPEC0_SBU1/DP0_AUXP | AL15 | VDD_CPU_BIG0_6 | R17 |
| SARADC_IN1 | AL16 | VSS_159 | R18 |
| SARADC_IN6 | AL17 | VSS_160 | R19 |
| MIPI_DPHY1_RX_D0N/MIPI_CPHY1_RX_TRIO0_A | AL18 | VSS_161 | R20 |
| MIPI_DPHY1_RX_D1N/MIPI_CPHY1_RX_TRIOO_C | AL19 | VSS_162 | R21 |
| MIPI_DPHY1_RX_CLKN/MIPI_CPHY1_RX_TRIO1_B | AL20 | VSS_163 | R22 |
| MIPI_DPHY1_RX_D2N/MIPI_CPHY1_RX_TRIO2_A | AL21 | VSS_164 | R23 |
| MIPI_DPHY1_RX_D3N/MIPI_CPHY1_RX_TRIO2_C | AL22 | VSS_165 | R24 |
| AVSS 83 | AL23 | VSS_166 | R25 |
| MIPI_CAMERAO_CLK_M0/SPDIF1_TX_M1/I2S1_SDO0_M0/PCIE | AL24 | VSS_167 | R26 |
| 30X1_0_BUTTON_RSTN/SATA2_ACT_LED_M0/I2C6_SCL_M3/U | 1 | | |
| ART8_RX_M0/SPI0_CS1_M1/GPIO4_B1_u | | | <u> </u> |
| VSS_316 | AL25 | PMUIO2_1V8 | R27 |
| CIF_CLKOUT/BT1120_D10/I2S1_SD03_M0/PCIE30X4_CLKREQ | AL26 | VSS_168 | R28 |
| N_M1/DP0_HPDIN_M0/SPDIF0_TX_M1/UART9_TX_M1/PWM11 | 1 | | |
| _IR_M1/GPIO4_B4_u | | | |
| | | | |

| Pin Name | Pin | Pin Name | Pin |
|--|--|---|--|
| CIF_D6/BT1120_D6/I2S1_SDI1_M0/PCIE30X2_CLKREQN_M1/I | AL27 | I2S1_SCLK_M1/JTAG_TMS_M2/I2C1_SDA_M0/UART2_R | R29 |
| 2C5_SCL_M2/UART3_RX_M2/SPI2_CLK_M1/GPIO4_A6_d | | X_M0/PCIE30X1_1_WAKEN_M0/GPIO0_B6_d | |
| CIF_D4/BT1120_D4/PCIE30X1_0_WAKEN_M1/I2C3_SCL_M2/U | AL28 | PDM0_CLK1_M1/PWM2_M0/UART0_RX_M0/I2C4_SDA_M | R30 |
| ARTO_RX_M2/SPI2_MISO_M1/GPIO4_A4_d | | 2/DP0_HPDIN_M1/PCIE30X1_0_WAKEN_M0/GPIO0_C4_ | |
| | | d | |
| CIF_D3/BT1120_D3/PCIE30X1_0_CLKREQN_M1/UART0_TX_M | AL29 | PMIC SLEEP2/GPIO0 A3 d | R31 |
| 2/GPIO4_A3_d | / 1223 | 11110_022212, 01100_110_0 | |
| CIF_D1/BT1120_D1/I2S1_SCLK_M0/PCIE30X1_1_WAKEN_M1/ | AL30 | PMIC SLEEP1/GPIO0 A2 d | R32 |
| UART9_CTSN_M1/SPI0_MOSI_M1/GPI04_A1_d | ALJU | FMIC_SLLLFI/GFIOU_AZ_u | KJ2 |
| | 41.24 | V00.460 | D22 |
| MIPI_CSI1_D3P | AL31 | VSS_169 | R33 |
| MIPI_CSI1_D3N | AL32 | XIN_24M | R34 |
| MIPI_CSI0_D3P | AL33 | DDR_CH0_DQ2_A | T1 |
| MIPI_CSIO_D3N | AL34 | DDR CH0 DQ1 A | T2 |
| HDMI/eDP_TX0_REXT | AM2 | VSS 170 | T3 |
| HDMI_TX1_D3P/eDP_TX1_D3P | AM3 | DDR_CH0_RESET_A | T4 |
| AVSS_84 | AM4 | DDR_CH0_A6_A | T5 |
| HDMI TX1 D1P/eDP TX1 D1P | | VSS 171 | T6 |
| | AM5 | | |
| USB20_HOST1_DM | AM7 | DDR_CH0_A0_A | 17 |
| AVSS_85 | AM8 | DDR_CH0_A1_A | T8 |
| AVSS_86 | AM9 | VSS_172 | T9 |
| TYPEC1_SBU2/DP1_AUXN | AM10 | DDR_CH0_VDDQ_4 | T10 |
| TYPECO USB20 OTG DM | AM12 | VSS 173 | Ť11 |
| TYPEC0 USB20 VBUSDET | AM14 | DDR_CH0_VDD_1 | T12 |
| TYPECO_SBU2/DPO_AUXN | AM15 | VSS 174 | T13 |
| | | | |
| SARADC_INO_BOOT | AM16 | VDD_VDENC_1 | T14 |
| SARADC_IN4 | AM17 | VSS_175 | T15 |
| AVSS_87 | AM18 | VDD_CPU_BIGO_4 | T16 |
| AVSS_88 | AM20 | VDD_CPU_BIG0_5 | T17 |
| AVSS_89 | AM22 | VSS_176 | T18 |
| AVSS_90 | AM23 | VSS_177 | T19 |
| AVSS 91 | AM24 | VSS 178 | T20 |
| CIF VSYNC/BT1120 D9/I2S1 SD02 M0/PCIE20X1 2 BUTTON | AM25 | VDD_CPU_LIT_MEM_1 | T21 |
| RSTN/I2C7 SDA M3/UART8 CTSN M0/PWM15 IR M1/CAN1 | AMZJ | VDD_Cr O_LIT_PILPI_T | 121 |
| | | | |
| _TX_M1/GPIO4_B3_u | 41426 | | T 22 |
| AVSS_92 | AM26 | VDD_CPU_LIT_MEM_0 | T22 |
| CIF_D7/BT1120_D7/I2S1_SDI2_M0/PCIE30X2_WAKEN_M1/I2 | AM27 | VSS_179 | T23 |
| C5_SDA_M2/SPI2_CS0_M1/GPIO4_A7_d | | | |
| AVSS_93 | AM28 | VSS_180 | T24 |
| CIF_D2/BT1120_D2/I2S1_LRCK_M0/PCIE30X1_1_PERSTN_M1 | AM29 | VSS 181 | T25 |
| /SPI0_CLK_M1/GPIO4_A2_d | | 13231 | |
| VSS 317 | AM30 | VSS 182 | T26 |
| | AM31 | VSS 183 | T27 |
| MIPI_CSI1_CLK1P | | | |
| MIPI_CSI1_CLK1N | AM32 | I2S1_LRCK_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/ | T28 |
| AND GOLD BUILD | | SPIO_CS1_MO/PCIE30X1_1_PERSTN_MO/GPIO0_B7_d | |
| MIPI_CSI0_CLK1P | AM33 | I2S1_SDI1_M1/NPU_AVS/UART0_RTSN/PWM5_M1/SPI0 | T29 |
| | | CLK_M0/PCIE30X4_CLKREQN_M0/SATA_CP_POD/GPIO | |
| | | 0_C6_u | |
| MIPI_CSI0_CLK1N | AM34 | PMIC_SLEEP5/GPIO0_C3_d | T30 |
| HDMI/eDP_TX1_REXT | AN1 | PDM0_CLK0_M1/PWM1_M0/I2C2_SDA_M0/CAN0_RX_M | T31 |
| | | 0/SPI0_MOSI_M0/PCIE30X1_0_CLKREQN_M0/GPIO0_C0 | |
| | | d | |
| HDMI TX1 SBDP/eDP TX1 AUXP | AN2 | PMIC_SLEEP4/GPIO0_C2_d | T32 |
| HDMI_TX1_D0P/eDP_TX1_D0P | A B L 4 | V66 404 | TOO |
| | AN4 | VSS_184 | T24 |
| HDMI_TX1_D1N/eDP_TX1_D1N | AN5 | XOUT_24M | T34 |
| HDMI_TX1_D2P/eDP_TX1_D2P | AN6 | DDR_CH0_DQ0_A | U1 |
| AVSS_94 | AN7 | DDR_CH0_DQ7_A | U2 |
| TYPEC1_SSRX1P/DP1_TX0P | AN8 | VSS_185 | U3 |
| TYPEC1_SSTX1N/DP1_TX1N | AN9 | DDR_CH0_DQS0N_A | U4 |
| TYPEC1_SSRX2P/DP1_TX2P | AN10 | DDR_CH0_DQS0P_A | U5 |
| TYPEC1_SSTX2N/DP1_TX3N | AN11 | DDR_CH0_VDD_0 | U11 |
| AVSS_95 | AN12 | VSS_186 | U12 |
| TYPECO_SSRX1P/DPO_TX0P | AN13 | VSS 187 | U13 |
| | AN13 AN14 | VDD_VDENC_2 | |
| | | I VIII VIIEN Z | U14 |
| TYPECO_SSTX1N/DPO_TX1N | | | 114 = |
| TYPEC0_SSRX2P/DP0_TX2P | AN15 | VSS_188 | U15 |
| TYPECO_SSRX2P/DP0_TX2P TYPECO_SSTX2N/DP0_TX3N | AN15 AN16 | VSS_188 VSS_189 | U16 |
| TYPECO SSRX2P/DPO TX2P TYPECO SSTX2N/DPO TX3N SARADC IN3 | AN15 | VSS_188 | |
| TYPECO SSRX2P/DP0 TX2P TYPECO SSTX2N/DP0 TX3N | AN15 AN16 | VSS_188 VSS_189 | U16 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B | AN15 AN16 AN17 | VSS_188 VSS_189 VSS_190 | U16 U17 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A | AN15 AN16 AN17 AN18 AN19 | VSS 188 VSS 189 VSS 190 PLL_AVDD1V8 PLL_AVSS | U16 U17 U18 U19 |
| TYPECO SSRX2P/DP0 TX2P TYPECO SSTX2N/DP0 TX3N SARADC IN3 MIPI DPHY1 TX D0P/MIPI CPHY1 TX TRIO0 B MIPI DPHY1 TX D1P/MIPI CPHY1 TX TRIO1 A MIPI DPHY1 TX CLKP/MIPI CPHY1 TX TRIO1 C | AN15 AN16 AN17 AN18 AN19 AN20 | VSS_188 VSS_189 VSS_190 PLL_AVDD1V8 PLL_AVSS VSS_191 | U16 U17 U18 U19 U20 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A MIPI_DPHY1_TX_CLKP/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO1_C | AN15 AN16 AN17 AN18 AN19 AN20 AN21 | VSS_188 VSS_189 VSS_190 PLL_AVDD1V8 PLL_AVSS VSS_191 VDD_CPU_LIT_7 | U16 U17 U18 U19 U20 U21 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A MIPI_DPHY1_TX_CLKP/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO2_B MIPI_DPHY1_TX_D3P/NO_USE | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 | VSS_188 VSS_189 VSS_190 PLL_AVDD1V8 PLL_AVSS VSS_191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 | U16 U17 U18 U19 U20 U21 U22 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A MIPI_DPHY1_TX_CLKP/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO2_B MIPI_DPHY1_TX_D3P/NO_USE AVSS_96 | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 | VSS_188 VSS_189 VSS_190 PLL_AVDD1V8 PLL_AVSS VSS_191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS_192 | U16 U17 U18 U19 U20 U21 U22 U23 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A MIPI_DPHY1_TX_CLKP/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO2_B MIPI_DPHY1_TX_D3P/NO_USE AVSS_96 MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 | VSS_188 VSS_189 VSS_190 PLL_AVDD1V8 PLL_AVSS VSS_191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS_192 VSS_193 | U16 U17 U18 U19 U20 U21 U22 U23 U24 |
| TYPECO SSRX2P/DPO TX2P TYPECO SSTX2N/DPO TX3N SARADC IN3 MIPI DPHY1 TX DOP/MIPI CPHY1 TX TRIOO B MIPI DPHY1 TX D1P/MIPI CPHY1 TX TRIO1 A MIPI DPHY1 TX CLKP/MIPI CPHY1 TX TRIO1 C MIPI DPHY1 TX D2P/MIPI CPHY1 TX TRIO2 B MIPI DPHY1 TX D3P/NO USE AVSS 96 MIPI DPHY0 TX D0P/MIPI CPHY0 TX TRIO0 B MIPI DPHY0 TX D0P/MIPI CPHY0 TX TRIO0 B MIPI DPHY0 TX D1P/MIPI CPHY0 TX TRIO1 A | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 AN25 | VSS 188 VSS 189 VSS 190 PLL_AVDD1V8 PLL_AVSS VSS 191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS 192 VSS 193 VSS 194 | U16 U17 U18 U19 U20 U21 U22 U23 U24 U30 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A MIPI_DPHY1_TX_CLKP/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO2_B MIPI_DPHY1_TX_D3P/NO_USE AVSS_96 MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 | VSS_188 VSS_189 VSS_190 PLL_AVDD1V8 PLL_AVSS VSS_191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS_192 VSS_193 | U16 U17 U18 U19 U20 U21 U22 U23 U24 |
| TYPECO SSRX2P/DPO TX2P TYPECO SSTX2N/DPO TX3N SARADC IN3 MIPI DPHY1 TX DOP/MIPI CPHY1 TX TRIOO B MIPI DPHY1 TX D1P/MIPI CPHY1 TX TRIO1 A MIPI DPHY1 TX CLKP/MIPI CPHY1 TX TRIO1 C MIPI DPHY1 TX D2P/MIPI CPHY1 TX TRIO2 B MIPI DPHY1 TX D3P/NO USE AVSS 96 MIPI DPHY0 TX D0P/MIPI CPHY0 TX TRIO0 B MIPI DPHY0 TX D0P/MIPI CPHY0 TX TRIO0 B MIPI DPHY0 TX D1P/MIPI CPHY0 TX TRIO1 A | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 AN25 | VSS 188 VSS 189 VSS 190 PLL_AVDD1V8 PLL_AVSS VSS 191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS 192 VSS 193 VSS 194 | U16 U17 U18 U19 U20 U21 U22 U23 U24 U30 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A MIPI_DPHY1_TX_CLKP/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D3P/NO_USE AVSS_96 MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO1_A MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_CLKP/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO1_C | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN21 AN22 AN23 AN24 AN25 AN26 | VSS_188 VSS_189 VSS_190 PLL_AVDD1V8 PLL_AVSS VSS_191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS_192 VSS_193 VSS_194 VSS_195 PMIC_SLEEP3/GPIO0_C1_d | U16 U17 U18 U19 U20 U21 U22 U23 U24 U30 U31 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A MIPI_DPHY1_TX_CLKP/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D3P/NO_USE AVSS_96 MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO1_A MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B MIPI_DPHY0_TX_D3P/NO_USE | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 AN25 AN25 AN26 AN27 AN28 | VSS_188 VSS_189 VSS_190 PLL_AVDD1V8 PLL_AVSS VSS_191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS_192 VSS_193 VSS_193 VSS_194 VSS_195 PMIC_SLEEP3/GPIO0_C1_d LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u | U16 U17 U18 U19 U20 U21 U22 U23 U24 U30 U31 U32 U33 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A MIPI_DPHY1_TX_CLKP/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO2_B MIPI_DPHY1_TX_D3P/NO_USE AVSS_96 MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIOO_B MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO1_A MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 AN25 AN26 AN27 AN28 AN29 | VSS_188 VSS_189 VSS_190 PLL_AVDD1V8 PLL_AVSS VSS_191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS_192 VSS_193 VSS_194 VSS_194 VSS_195 PMIC_SLEEP3/GPIO0_C1_d LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u VSS_196 | U16 U17 U18 U19 U20 U21 U22 U23 U24 U30 U31 U32 U32 U33 U34 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A MIPI_DPHY1_TX_CLKP/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D3P/NO_USE AVSS_96 MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D0P/MIPI_CPHY0_RX_TRIO0_B HDMI_TX1_D3N/EDP_TX1_D3N | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 AN25 AN26 AN27 AN28 AN29 AN3 | VSS 188 VSS 189 VSS 190 PLL_AVDD1V8 PLL_AVSS VSS 191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS 192 VSS 193 VSS 194 VSS 195 PMIC_SLEEP3/GPIO0_C1_d LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u VSS 196 DDR_CH0_DQ6_A | U16 U17 U18 U19 U20 U21 U22 U23 U24 U30 U31 U31 U32 U33 U34 V1 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A MIPI_DPHY1_TX_CLKP/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D3P/NO_USE AVSS_96 MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/MIPI_CPHY0_TX_TRIO0_B HDMI_TX1_D3N/EDP_TX1_D3N MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 AN25 AN26 AN27 AN28 AN29 AN3 | VSS 188 VSS 189 VSS 190 PLL_AVDD1V8 PLL_AVSS VSS 191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS 192 VSS 193 VSS 194 VSS 195 PMIC_SLEEP3/GPIO0_C1_d LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u VSS 196 DDR_CH0_DQ6_A DDR_CH0_DQ5_A | U16 U17 U18 U19 U20 U21 U22 U23 U24 U30 U31 U32 U33 U34 V1 V2 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO2_B MIPI_DPHY1_TX_D3P/NO_USE AVSS_96 MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIOO_B HDMI_TX1_D3N/eDP_TX1_D3N MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A AVSS_97 | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 AN25 AN26 AN27 AN28 AN29 AN3 AN30 AN31 | VSS 188 VSS 189 VSS 190 PLL_AVDD1V8 PLL_AVSS VSS 191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS 192 VSS 193 VSS 194 VSS 195 PMIC_SLEEP3/GPIO0_C1_d LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u VSS_196 DDR_CH0_DQ6_A DDR_CH0_DQ6_A DDR_CH0_DQ5_A VSS_197 | U16 U17 U18 U19 U20 U21 U22 U23 U24 U30 U31 U32 U33 U34 V1 V2 V3 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO2_B MIPI_DPHY1_TX_D3P/NO_USE AVSS_96 MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B HDMI_TX1_D3N/eDP_TX1_D3N MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A AVSS_97 MIPI_DPHY0_RX_CLKP/MIPI_CPHY0_RX_TRIO1_C | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 AN25 AN26 AN27 AN28 AN29 AN3 AN30 AN31 AN31 | VSS_188 VSS_189 VSS_190 PLL_AVDD1V8 PLL_AVSS VSS_191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS_192 VSS_193 VSS_194 VSS_195 PMIC_SLEEP3/GPIO0_C1_d LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u VSS_196 DDR_CH0_DQ6_A DDR_CH0_DQ6_A VSS_197 VSS_198 | U16 U17 U18 U19 U20 U21 U22 U23 U24 U30 U31 U32 U33 U34 V1 V2 V2 V3 V4 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D3P/NO_USE AVSS_96 MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/MIPI_CPHY0_TX_TRIO0_B HDMI_TX1_D3N/eDP_TX1_D3N MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A AVSS_97 | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 AN25 AN26 AN27 AN28 AN29 AN3 AN30 AN31 | VSS 188 VSS 189 VSS 190 PLL_AVDD1V8 PLL_AVSS VSS 191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS 192 VSS 193 VSS 194 VSS 195 PMIC_SLEEP3/GPIO0_C1_d LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u VSS_196 DDR_CH0_DQ6_A DDR_CH0_DQ6_A DDR_CH0_DQ5_A VSS_197 | U16 U17 U18 U19 U20 U21 U22 U23 U24 U30 U31 U32 U33 U34 V1 V2 V3 V4 V5 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO2_B MIPI_DPHY1_TX_D3P/NO_USE AVSS_96 MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B HDMI_TX1_D3N/EDP_TX1_D3N MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A AVSS_97 MIPI_DPHY0_RX_CLKP/MIPI_CPHY0_RX_TRIO1_C | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 AN25 AN26 AN27 AN28 AN29 AN3 AN30 AN31 AN31 | VSS_188 VSS_189 VSS_190 PLL_AVDD1V8 PLL_AVSS VSS_191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS_192 VSS_193 VSS_194 VSS_195 PMIC_SLEEP3/GPIO0_C1_d LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u VSS_196 DDR_CH0_DQ6_A DDR_CH0_DQ6_A VSS_197 VSS_198 | U16 U17 U18 U19 U20 U21 U22 U23 U24 U30 U31 U32 U33 U34 V1 V2 V2 V3 V4 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSRX2P/DPO_TX3N SARADC_IN3 MIPI_DPHY1 TX_DOP/MIPI_CPHY1 TX_TRIOO_B MIPI_DPHY1 TX_D1P/MIPI_CPHY1 TX_TRIO1_A MIPI_DPHY1 TX_CLKP/MIPI_CPHY1 TX_TRIO1_C MIPI_DPHY1 TX_D2P/MIPI_CPHY1 TX_TRIO1_C MIPI_DPHY1 TX_D3P/NO_USE AVSS_96 MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B HDMI_TX1_D3N/eDP_TX1_D3N MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A AVSS_97 MIPI_DPHY0_RX_CLKP/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_D3P/NO_USE | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 AN25 AN26 AN27 AN28 AN29 AN3 AN30 AN31 AN32 AN33 | VSS_188 VSS_189 VSS_190 PLL_AVDD1V8 PLL_AVSS VSS_191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS_192 VSS_193 VSS_194 VSS_195 PMIC_SLEEP3/GPIO0_C1_d LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u VSS_196 DDR_CH0_DQ6_A DDR_CH0_DQ6_A DDR_CH0_DQ5_A VSS_197 VSS_198 VSS_199 DDR_CH0_WCK0N_A | U16 U17 U18 U19 U20 U21 U22 U23 U24 U30 U31 U32 U33 U34 V1 V2 V3 V4 V5 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D3P/NO_USE AVSS_96 MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D0P/MIPI_CPHY0_RX_TRIO0_B HDMI_TX1_D3N/eDP_TX1_D3N MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A AVSS_97 MIPI_DPHY0_RX_CLKP/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_CLKP/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_D3P/NO_USE AVSS_98 | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 AN25 AN26 AN27 AN28 AN29 AN3 AN30 AN31 AN31 AN32 AN33 AN34 AP1 | VSS 188 VSS 189 VSS 190 PLL_AVDD1V8 PLL_AVSS VSS 191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS 192 VSS 193 VSS 194 VSS 195 PMIC_SLEEP3/GPIO0_C1_d LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u VSS 196 DDR_CH0_DQ6_A DDR_CH0_DQ6_A DDR_CH0_DQ5_A VSS 198 VSS 199 DDR_CH0_WCK0N_A DDR_CH0_WCK0N_A DDR_CH0_WCK0P_A | U16 U17 U18 U19 U20 U21 U22 U23 U24 U30 U31 U32 U33 U34 V1 V2 V3 V4 V5 V6 V7 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D3P/NO_USE AVSS_96 MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/MIPI_CPHY0_RX_TRIO0_B HDMI_TX1_D3N/eDP_TX1_D3N MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A AVSS_97 MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_D3P/NO_USE AVSS_98 HDMI_TX1_D0N/eDP_TX1_D0N | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 AN25 AN26 AN27 AN28 AN29 AN3 AN30 AN31 AN32 AN31 AN32 AN34 AP1 AP4 | VSS 188 VSS 189 VSS 190 PLL_AVDD1V8 PLL_AVSS VSS 191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS 192 VSS 193 VSS 194 VSS 195 PMIC_SLEEP3/GPIO0_C1_d LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u VSS 196 DDR_CH0_DQ6_A DDR_CH0_DQ5_A VSS 197 VSS 198 VSS 199 DDR_CH0_WCK0N_A DDR_CH0_WCK0P_A VSS 200 | U16 U17 U18 U19 U20 U21 U22 U23 U24 U30 U31 U32 U33 U34 V1 V2 V3 V4 V5 V6 V7 V8 |
| TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2N/DPO_TX3N SARADC_IN3 MIPI_DPHY1_TX_DOP/MIPI_CPHY1_TX_TRIOO_B MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A MIPI_DPHY1_TX_CLKP/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO1_C MIPI_DPHY1_TX_D3P/NO_USE AVSS_96 MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D3P/NO_USE MIPI_DPHY0_TX_D0P/MIPI_CPHY0_RX_TRIO0_B HDMI_TX1_D3N/eDP_TX1_D3N MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A AVSS_97 MIPI_DPHY0_RX_CLKP/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_CLKP/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_CLKP/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO1_C MIPI_DPHY0_RX_D3P/NO_USE AVSS_98 | AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 AN25 AN26 AN27 AN28 AN29 AN3 AN30 AN31 AN31 AN32 AN33 AN34 AP1 | VSS 188 VSS 189 VSS 190 PLL_AVDD1V8 PLL_AVSS VSS 191 VDD_CPU_LIT_7 VDD_CPU_LIT_0 VSS 192 VSS 193 VSS 194 VSS 195 PMIC_SLEEP3/GPIO0_C1_d LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u VSS 196 DDR_CH0_DQ6_A DDR_CH0_DQ6_A DDR_CH0_DQ5_A VSS 198 VSS 199 DDR_CH0_WCK0N_A DDR_CH0_WCK0N_A DDR_CH0_WCK0P_A | U16 U17 U18 U19 U20 U21 U22 U23 U24 U30 U31 U32 U33 U34 V1 V2 V3 V4 V5 V6 V7 |

| Profest Strikthurpe Type App Voc Deben Meh Voc Deben Voc Deben | | | B* 11 | |
|--|--|---|--|--|
| TYPECL SERVINDEN TAPE | Pin Name | Pin | Pin Name | Pin |
| APPEL SINCALOPS TASIB | | | _ | |
| APPEL DEPTH TAY DOLLAR DEPTH DEPTH | | | | V12 |
| Impropries April Vis. 2004 Vis. 2004 Vis. 2004 Vis. 2005 Vis. 20 | TYPEC1_SSRX2N/DP1_TX2N | AP10 | VDD_VDENC_MEM_1 | V13 |
| Impropries April Vis. 2004 Vis. 2004 Vis. 2004 Vis. 2005 Vis. 20 | TYPEC1_SSTX2P/DP1_TX3P | AP11 | VDD_VDENC_3 | V14 |
| TYPECO SEXTLAPPIDE TOPID | | | | |
| TYPECO SERVIZIONE TAZE | | | | |
| APTS | | | | |
| APIS | | | | |
| APSS 9 | | | | |
| MIPL DPHYLTX DRIVINGE CPHYLTX TRIGOL A AP18 V9D CPU LIT 6 V91 V92 V92 M95 CPU LIT 6 V92 V92 M95 CPU LIT 6 V92 V93 CPU LIT 6 V92 V93 CPU LIT 6 V93 CPU LIT 6 V94 CPU CPU LIT 6 V94 CPU | | | | |
| HIPT DRIVE TO SENVER CHART IX TRICO C | | AP17 | PLL_DVDD0V75 | V20 |
| | MIPI_DPHY1_TX_D0N/MIPI_CPHY1_TX_TRIO0_A | AP18 | VDD_CPU_LIT_6 | V21 |
| Impl. Dehry TX CLRAYMER CENTY TX TRIOL B | MIPI DPHY1 TX D1N/MIPI CPHY1 TX TRIO0 C | AP19 | VDD CPU LIT 1 | V22 |
| Impl. Dehry TX CLRAYMER CENTY TX TRIOL B | HDMI TX1 SBDN/eDP TX1 AUXN | AP2 | VSS 207 | V23 |
| RIPL DPHYL TX D2M/MIPL CPHYL TX TRICO 2 | | | | |
| RIPL DPHYO TX DBN/MIPL CPHYO TX TRICO C | | | | |
| APS2 100 | | | | |
| MIPL DPHYO TX DON/MIPL CPHYO TX TRIOD A AP24 ISS SOO3 MIJCEU SIGL ANS/IZCL SDA MIJCAN 25 MI MIPL DPHYO TX D1W/MIPL CPHYO TX TRIOD C AP25 IT MISS SIGL MIJS SIGL ANS/IZCL SDA MIJCAN 25 MI MIPM SIGL MISS SIGL MIJCAN 25 MI MIPM SIGL MISS SIGL MIJCAN 25 MIJCAN | | | | |
| MPI_DPHYO_TX_DIN/MIPL_CPHYO_TX_TRIOD_C | | | | |
| MIPL DPHYO_TX_DIAM/MIPL_CHYO_TX_TRIO_C | MIPI_DPHYU_IX_DUN/MIPI_CPHYU_IX_IRIOU_A | AP24 | | V28 |
| NPIC DPHYO, TX, CLUN, MIPIC CHYO, TX, TRIOL, B | | | | |
| PICERONZ, PERSTAL MO/SATA, CPOET/CRIDOL DA 4 PAPE VSS. 211 VSS. 212 VSS. 211 VSS. 212 VSS. 212 VSS. 212 VSS. 213 VSS. 214 VSS. 214 VSS. 214 VSS. 215 VSS. 216 VSS. 216 VSS. 217 VSS. 217 VSS. 218 VSS. 218 VSS. 219 VSS. 219 VSS. 219 VSS. 219 VSS. 219 VSS. 210 VSS. 210 VSS. 210 VSS. 211 VSS. 210 VSS. 211 VSS. 212 VSS. 213 VSS. 213 VSS. 213 VSS. 213 VSS. 213 VSS. 214 VSS. 214 VSS. 215 VSS. 216 VSS. 217 VSS. 216 VSS. 217 VSS. 217 VSS. 218 VSS. 218 VSS. 219 VSS. 229 VSS. 239 VSS. 231 VSS. 231 VSS. 231 VSS. 231 VSS. 231 | MIPI_DPHY0_TX_D1N/MIPI_CPHY0_TX_TRIO0_C | AP25 | | V29 |
| | | | | r . |
| MIPIC DPHYO_TX_D2N/MIPIC_CPHYO_TX_TRIO2_A | MIPI DPHYO TX CIKN/MIPI CPHYO TX TRIO1 R | AP26 | | V30 |
| RTSN. M2/FWH6, M0/SPIQ. MISO, N0/PCIE30X4 WAREN M0/CPIDO. C.7 M0/CPIDO. | | | | |
| MIPI DPHYO TX 03MMIPI CPHYO TX TRIQ2 C | MINI_DITTO_TX_DZIVINIPI_CITTO_TX_TRIOZ_A | Al Zi | | VJI |
| MPIC DPHYOR XX DORN/MIPI CPHYOR XX TRIOD C AP30 EMMC CNOTI/SPIEC SIN MOGPICE AT J V33 V34 V34 V34 V35 | | | | |
| MPIC DPHYOR XX DORN/MIPI CPHYOR XX TRIOD C AP30 EMMC CNOTI/SPIEC SIN MOGPICE AT J V33 V34 V34 V34 V35 | MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C | AP28 | | V32 |
| MPIC DPWOR XX DIN/MPIC CPWOR XX TRIOD C | | | | |
| MIPL DPHYO RX. CLK/MIPL CPHYO RX. TRIOL B | | | | |
| MPI DPHYO RX, D2N/MPI CPHYO RX, TRIO2, A AP32 VSS 212 W2 W3 W3 W3 W3 W3 W3 W | MIDI DDHYO BY CLKN/MIDI CDHYO DY TRIOL B | | | |
| MIPI_DPHYO RX_D3N/MIPI_CPHYO_RX_TRIO2_C | | | | |
| APS | | | | |
| DRC CH1 DQ11 C | | | | |
| DDR. CHI DQ1 C | | AP34 | DDR_CH0_WCK1P_A | |
| DDR. CHI. DQ15 C | DDR_CH0_DQ11_B | B1 | DDR_CH0_WCK1N_A | W5 |
| DDR. CHI DQ13 C | DDR CH1 DQ11 C | B2 | VSS 214 | W6 |
| DDR. CHI DQ13 C | | | | W7 |
| DDR. CHI. DQ13. C | | | | |
| USS 5 | | | | |
| DDR. CHI. DQS. C | | | | |
| DDR. CHI. DQ1 C 88 | | | | |
| DDR. CHI. DQ3 C | | 1 | | |
| DDR. CHI. DQ3 C | DDR_CH1_DQ7_C | B8 | VSS_219 | W12 |
| DDR. CHI. AS. C | DDR_CH1_DQ1_C | B9 | VDD_VDENC_5 | W13 |
| DDR. CH.I. CK. C | DDR_CH1_DQ3_C | B10 | VDD_VDENC_4 | W14 |
| DDR. CH.I. CK. C | DDR CH1 A5 C | B11 | VSS 220 | W15 |
| DDR. CHI. LX D | | | | |
| DDR. CHI. AS. D | | | | |
| DDR CHI_DQ3_D | | | | |
| DDR CH1 DQ1 D | | | | |
| DDR CH1 DQ7 D | | | | |
| DDR CH1 DQ5 D | | | | |
| VSS 6 | | B17 | | |
| DDR CH1 DQ13 D | DDR_CH1_DQ5_D | B18 | VDD_CPU_LIT_2 | W22 |
| DDR CH1 DQ13 D | VSS 6 | B19 | VSS 226 | W23 |
| DDR CH1 DQ15 D | DDR CH1 DO13 D | B20 | VSS 227 | W24 |
| DDR_CH1_DQ_1D | | | | |
| DDR_CH1_DQ11_D | | | | |
| NSS_7 | | | | |
| HDMI_TX1_SCL_M2/SPI2_MISO_M0/GPI01_A4_d | | | | |
| X_SCI_MO/SPI3_MOSI_M2/PCIE30X2_WAKEN_M0/HDMI | 100_1 | | | |
| TX1 CEC MI/GPI00 D2 u | HDMI_TX1_SCL_M2/SPI2_MISO_M0/GPIO1_A4_d | B25 | | W29 |
| HDMI_TX0_HPD_M0/SPI2_MOSI_M0/GPI01_A5_d | | | | |
| CTSN/UART1_TX_M2/HDMI_RX_SDA_M0/SPI0_CS0_M0/PCIE30X2_CLKREQN_M0/HDMI_TX0_CEC_M1/GPI00_D1 | | | | |
| PCIE30X2_CLKREQN_MO/HDMI_TX0_CEC_M1/GPI00_D1 | HDMI_TX0_HPD_M0/SPI2_MOSI_M0/GPIO1_A5_d | B26 | | W30 |
| U U U U U U U U U U | | | | |
| Decided Port Ref Clkn B27 I2S1_SDI3_M1/PDM0_SDI1_M1/I2C6_SCL_M0/UART1_C TSM_M2/PWM7_IR_M0/SPI3_MISO_M2/PCIE30X4_PERS_TN_M0/GPI00_D0_d B28 EMMC_D6/FSPI_CS0N_M0/GPI02_D6_u W32 PCIE30_PORT1_TX1N B29 EMMC_D6/FSPI_D1_M0/GPI02_D1_u W33 PCIE30_PORT1_TX1N B30 EMMC_CMD/FSPI_D1_M0/GPI02_D1_u W34 PCIE30_PORT1_TX0P B30 EMMC_CMD/FSPI_CLK_M0/GPI02_A0_u W34 PCIE30_PORT1_RX1N B31 DDR_CH0_DQ12_A Y1 PCIE30_PORT1_RX1N B32 DDR_CH0_DQ13_A Y2 VSS_9 B33 VSS_229 Y3 Y3 PCIE30_PORT0_RESREF B34 DDR_CH0_DM0_A Y4 DDR_CH0_DQ9_B C1 VSS_230 Y5 DDR_CH0_DQ10_B C2 VSS_231 Y6 VSS_10 C3 VCCI02 Y7 VSS_11 C4 VSS_232 Y8 VSS_17 C10 VSS_233 Y9 VSS_18 C11 VSS_234 Y10 VSS_19 C12 VSS_235 Y11 VSS_19 C12 VSS_235 Y11 VSS_20 C13 VSS_236 Y12 VSS_21 C14 VSS_236 Y12 VSS_21 C14 VSS_237 Y13 VSS_22 C15 VSS_238 Y14 VSS_23 VSS_24 VSS_24 USS_239 VSS_24 VSS_24 USS_24 USS_24 | |] | PCIE30X2_CLKREQN_M0/HDMI_TX0_CEC_M1/GPIO0_D1 | |
| TSN_M2/PWM7_IR_M0/SPI3_MISO_M2/PCIE30X4_PERS TN_M0/GPI00_D0_d | | | _u | |
| TSN_M2/PWM7_IR_M0/SPI3_MISO_M2/PCIE30X4_PERS TN_M0/GPI00_D0_d | VSS_8 | B27 | | W31 |
| TN_M0/GPI00_D0_d | - (|] | | |
| PCIE30 PORT1 REF_CLKN B28 EMMC_D6/FSPI_CSON_M0/GPIO2_D6_u W32 PCIE30 PORT1_TX1N B29 EMMC_D1/FSPI_D1_M0/GPIO2_D1_u W33 PCIE30 PORT1_TX0P B30 EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u W34 PCIE30_PORT1_RX1N B31 DDR_CH0_DQ12_A Y1 PCIE30_PORT1_RX0P B32 DDR_CH0_DQ13_A Y2 VSS_9 B33 VSS_229 Y3 PCIE30_PORT0_RESREF B34 DDR_CH0_DM0_A Y4 DDR_CH0_DQ9_B C1 VSS_230 Y5 DDR_CH0_DQ10_B C2 VSS_231 Y6 VSS_10 C3 VCCIO2 Y7 VSS_11 C4 VSS_232 Y8 VSS_17 C10 VSS_233 Y9 VSS_18 C11 VSS_234 Y10 VSS_20 C13 VSS_235 Y11 VSS_21 C14 VSS_236 Y12 VSS_21 C14 VSS_238 Y14 VSS_23 C16 VSS_238 Y14 | |] | | |
| PCIE30 PORT1 TX1N B29 EMMC_D1/FSPI_D1_M0/GPIO2_D1_u W33 PCIE30 PORT1 TX0P B30 EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u W34 PCIE30 PORT1 RX1N B31 DDR_CH0_DQ12_A Y1 PCIE30 PORT1 RX0P B32 DDR_CH0_DQ13_A Y2 VSS_9 B33 VSS_229 Y3 PCIE30 PORT0 RESREF B34 DDR_CH0_DM0_A Y4 DDR_CH0_DQ9_B C1 VSS_230 Y5 DDR_CH0_DQ10_B C2 VSS_231 Y6 VSS_10 C3 VCCIO2 Y7 VSS_11 C4 VSS_232 Y8 VSS_18 C10 VSS_233 Y9 VSS_19 C12 VSS_234 Y10 VSS_19 C12 VSS_235 Y11 VSS_20 C13 VSS_235 Y12 VSS_21 C14 VSS_237 Y13 VSS_21 C14 VSS_237 Y13 VSS_23 C15 VSS_238 Y14 VSS_23 C16 <td></td> <td></td> <td></td> <td>W32</td> | | | | W32 |
| PCIE30_PORT1_TX0P B30 EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u W34 PCIE30_PORT1_RX1N B31 DDR_CH0_DQ12_A Y1 PCIE30_PORT1_RX0P B32 DDR_CH0_DQ13_A Y2 VSS_9 B33 VSS_229 Y3 PCIE30_PORT0_RESREF B34 DDR_CH0_DM0_A Y4 DDR_CH0_DQ9_B C1 VSS_230 Y5 DDR_CH0_DQ10_B C2 VSS_231 Y6 VSS_10 C3 VCCI02 Y7 VSS_11 C4 VSS_232 Y8 VSS_17 C10 VSS_233 Y9 VSS_18 C11 VSS_234 Y10 VSS_19 C12 VSS_235 Y11 VSS_20 C13 VSS_235 Y11 VSS_21 C14 VSS_235 Y12 VSS_21 C16 VSS_237 Y13 VSS_22 C15 VSS_238 Y14 VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 | I PCIE30 PORT1 REF CLENI | B28 | | |
| PCIE30_PORT1_RX1N B31 DDR_CH0_DQ12_A Y1 PCIE30_PORT1_RX0P B32 DDR_CH0_DQ13_A Y2 VSS_9 B33 VSS_229 Y3 PCIE30_PORT0_RESREF B34 DDR_CH0_DM0_A Y4 DDR_CH0_DQ10_B C1 VSS_230 Y5 DDR_CH0_DQ10_B C2 VSS_231 Y6 VSS_10 C3 VCCIO2 Y7 VSS_11 C4 VSS_232 Y8 VSS_17 C10 VSS_233 Y9 VSS_18 C11 VSS_234 Y10 VSS_19 C12 VSS_235 Y11 VSS_20 C13 VSS_235 Y11 VSS_21 C14 VSS_237 Y13 VSS_22 C15 VSS_238 Y14 VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 Y16 | | | | . vv 5 5 |
| PCIE30_PORT1_RX0P B32 DDR_CH0_DQ13_A Y2 VSS_9 B33 VSS_229 Y3 PCIE30_PORT0_RESREF B34 DDR_CH0_DM0_A Y4 DDR_CH0_DQ9_B C1 VSS_230 Y5 DDR_CH0_DQ10_B C2 VSS_231 Y6 VSS_10 C3 VCCIO2 Y7 VSS_11 C4 VSS_232 Y8 VSS_17 C10 VSS_233 Y9 VSS_18 C11 VSS_234 Y10 VSS_19 C12 VSS_235 Y11 VSS_20 C13 VSS_236 Y12 VSS_21 C14 VSS_237 Y12 VSS_21 C14 VSS_238 Y14 VSS_23 C15 VSS_238 Y14 VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 Y16 | PCIE30_PORT1_TX1N | B29 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u | |
| VSS_9 B33 VSS_229 Y3 PCIE30_PORT0_RESREF B34 DDR_CH0_DM0_A Y4 DDR_CH0_DQ9_B C1 VSS_230 Y5 DDR_CH0_DQ10_B C2 VSS_231 Y6 VSS_10 C3 VCCI02 Y7 VSS_11 C4 VSS_232 Y8 VSS_17 C10 VSS_233 Y9 VSS_18 C11 VSS_234 Y10 VSS_19 C12 VSS_235 Y11 VSS_20 C13 VSS_236 Y12 VSS_21 C14 VSS_237 Y12 VSS_21 C14 VSS_238 Y14 VSS_23 C15 VSS_238 Y14 VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 Y16 | PCIE30 PORT1_TX1N PCIE30 PORT1_TX0P | B29 B30 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u | W34 |
| PCIE30_PORT0_RESREF B34 DDR_CH0_DM0_A Y4 DDR_CH0_DQ9_B C1 VSS_230 Y5 DDR_CH0_DQ10_B C2 VSS_231 Y6 VSS_10 C3 VCCIO2 Y7 VSS_11 C4 VSS_232 Y8 VSS_17 C10 VSS_233 Y9 VSS_18 C11 VSS_234 Y10 VSS_19 C12 VSS_235 Y11 VSS_20 C13 VSS_235 Y11 VSS_21 C14 VSS_237 Y12 VSS_21 C14 VSS_237 Y13 VSS_22 C15 VSS_238 Y14 VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 Y16 | PCIE30 PORT1_TX1N PCIE30 PORT1_TX0P PCIE30_PORT1_RX1N | B29 B30 B31 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A | W34 Y1 |
| DDR_CH0_DQ9_B C1 VSS_230 Y5 DDR_CH0_DQ10_B C2 VSS_231 Y6 VSS_10 C3 VCCIO2 Y7 VSS_11 C4 VSS_232 Y8 VSS_17 C10 VSS_233 Y9 VSS_18 C11 VSS_234 Y10 VSS_19 C12 VSS_235 Y11 VSS_20 C13 VSS_235 Y12 VSS_21 C14 VSS_237 Y12 VSS_21 C14 VSS_237 Y13 VSS_22 C15 VSS_238 Y14 VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 Y16 | PCIE30 PORT1_TX1N PCIE30 PORT1_TX0P PCIE30_PORT1_RX1N PCIE30_PORT1_RX0P | B29 B30 B31 B32 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A DDR_CH0_DQ13_A | W34 Y1 Y2 |
| DDR_CH0_DQ9_B C1 VSS_230 Y5 DDR_CH0_DQ10_B C2 VSS_231 Y6 VSS_10 C3 VCCIO2 Y7 VSS_11 C4 VSS_232 Y8 VSS_17 C10 VSS_233 Y9 VSS_18 C11 VSS_234 Y10 VSS_19 C12 VSS_235 Y11 VSS_20 C13 VSS_235 Y12 VSS_21 C14 VSS_237 Y12 VSS_21 C14 VSS_237 Y13 VSS_22 C15 VSS_238 Y14 VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 Y16 | PCIE30 PORT1_TX1N PCIE30 PORT1_TX0P PCIE30_PORT1_RX1N PCIE30_PORT1_RX0P | B29 B30 B31 B32 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A DDR_CH0_DQ13_A | W34 Y1 Y2 |
| DDR_CH0_DQ10_B C2 VSS_231 Y6 VSS_10 C3 VCCIO2 Y7 VSS_11 C4 VSS_232 Y8 VSS_17 C10 VSS_233 Y9 VSS_18 C11 VSS_234 Y10 VSS_19 C12 VSS_235 Y11 VSS_20 C13 VSS_236 Y12 VSS_21 C14 VSS_237 Y13 VSS_22 C15 VSS_238 Y14 VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 Y16 | PCIE30 PORT1_TX1N PCIE30 PORT1_TX0P PCIE30_PORT1_RX1N PCIE30_PORT1_RX0P VSS_9 | B29 B30 B31 B32 B33 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A DDR_CH0_DQ13_A VSS_229 | W34 Y1 Y2 Y3 |
| VSS_10 C3 VCCIO2 Y7 VSS_11 C4 VSS_232 Y8 VSS_17 C10 VSS_233 Y9 VSS_18 C11 VSS_234 Y10 VSS_19 C12 VSS_235 Y11 VSS_20 C13 VSS_236 Y12 VSS_21 C14 VSS_237 Y13 VSS_22 C15 VSS_238 Y14 VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 Y16 | PCIE30 PORT1 TX1N PCIE30 PORT1 TX0P PCIE30 PORT1 RX1N PCIE30 PORT1 RX0P VSS 9 PCIE30 PORT0 RESREF | B29 B30 B31 B32 B33 B34 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A DDR_CH0_DQ13_A VSS_229 DDR_CH0_DM0_A | W34 Y1 Y2 Y3 Y4 |
| VSS_11 C4 VSS_232 Y8 VSS_17 C10 VSS_233 Y9 VSS_18 C11 VSS_234 Y10 VSS_19 C12 VSS_235 Y11 VSS_20 C13 VSS_236 Y12 VSS_21 C14 VSS_237 Y13 VSS_22 C15 VSS_238 Y14 VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 Y16 | PCIE30 PORT1 TX1N PCIE30 PORT1 TX0P PCIE30 PORT1 RX1N PCIE30 PORT1 RX0P VSS 9 PCIE30 PORT0 RESREF DDR_CH0_DQ9_B | B29 B30 B31 B32 B33 B34 C1 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A DDR_CH0_DQ13_A VSS_229 DDR_CH0_DM0_A VSS_230 | W34 Y1 Y2 Y3 Y4 Y5 |
| VSS_17 C10 VSS_233 Y9 VSS_18 C11 VSS_234 Y10 VSS_19 C12 VSS_235 Y11 VSS_20 C13 VSS_236 Y12 VSS_21 C14 VSS_237 Y13 VSS_22 C15 VSS_238 Y14 VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 Y16 | PCIE30 PORT1 TX1N PCIE30 PORT1 TX0P PCIE30 PORT1 RX1N PCIE30 PORT1 RX0P VSS_9 PCIE30 PORT0 RESREF DDR_CH0_DQ9_B DDR_CH0_DQ10_B | B29 B30 B31 B32 B33 B34 C1 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A DDR_CH0_DQ13_A VSS_229 DDR_CH0_DM0_A VSS_230 VSS_231 | W34 Y1 Y2 Y3 Y4 Y5 Y6 |
| VSS_18 C11 VSS_234 Y10 VSS_19 C12 VSS_235 Y11 VSS_20 C13 VSS_236 Y12 VSS_21 C14 VSS_237 Y13 VSS_22 C15 VSS_238 Y14 VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 Y16 | PCIE30 PORT1_TX1N PCIE30 PORT1_TX0P PCIE30_PORT1_RX1N PCIE30_PORT1_RX0P VSS_9 PCIE30_PORT0_RESREF DDR_CH0_DQ9_B DDR_CH0_DQ10_B VSS_10 | B29 B30 B31 B32 B33 B34 C1 C2 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A DDR_CH0_DQ13_A VSS_229 DDR_CH0_DM0_A VSS_230 VSS_231 VCCIO2 | W34 Y1 Y2 Y3 Y4 Y5 Y6 Y7 |
| VSS_19 C12 VSS_235 Y11 VSS_20 C13 VSS_236 Y12 VSS_21 C14 VSS_237 Y13 VSS_22 C15 VSS_238 Y14 VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 Y16 | PCIE30 PORT1_TX1N PCIE30_PORT1_TX0P PCIE30_PORT1_RX1N PCIE30_PORT1_RX0P VSS_9 PCIE30_PORT0_RESREF DDR_CH0_DQ9_B DDR_CH0_DQ10_B VSS_10 VSS_11 | B29 B30 B31 B32 B33 B34 C1 C2 C3 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A DDR_CH0_DQ13_A VSS_229 DDR_CH0_DM0_A VSS_230 VSS_231 VCCIO2 VSS_232 | W34 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 |
| VSS_20 C13 VSS_236 Y12 VSS_21 C14 VSS_237 Y13 VSS_22 C15 VSS_238 Y14 VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 Y16 | PCIE30 PORT1 TX1N PCIE30 PORT1 TX0P PCIE30 PORT1 RX1N PCIE30 PORT1 RX0P VSS 9 PCIE30 PORT0 RESREF DDR CH0 DQ9 B DDR_CH0_DQ10_B VSS_10 VSS_11 VSS_17 | B29 B30 B31 B32 B33 B34 C1 C2 C3 C4 C10 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A DDR_CH0_DQ13_A VSS_229 DDR_CH0_DM0_A VSS_230 VSS_231 VCCIO2 VSS_232 VSS_232 VSS_233 | W34 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 |
| VSS_20 C13 VSS_236 Y12 VSS_21 C14 VSS_237 Y13 VSS_22 C15 VSS_238 Y14 VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 Y16 | PCIE30 PORT1 TX1N PCIE30 PORT1 TX0P PCIE30 PORT1 RX1N PCIE30 PORT1 RX0P VSS 9 PCIE30 PORT0 RESREF DDR_CH0_DQ9_B DDR_CH0_DQ10_B VSS_10 VSS_11 VSS_17 VSS_18 | B29 B30 B31 B32 B33 B34 C1 C2 C3 C4 C10 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A DDR_CH0_DQ13_A VSS_229 DDR_CH0_DM0_A VSS_230 VSS_231 VCCIO2 VSS_232 VSS_232 VSS_233 | W34 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 |
| VSS_21 C14 VSS_237 Y13 VSS_22 C15 VSS_238 Y14 VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 Y16 | PCIE30 PORT1 TX1N PCIE30 PORT1 TX0P PCIE30 PORT1 RX1N PCIE30 PORT1 RX0P VSS 9 PCIE30 PORT0 RESREF DDR_CH0_DQ9_B DDR_CH0_DQ10_B VSS_10 VSS_11 VSS_17 VSS_18 | B29 B30 B31 B32 B33 B34 C1 C2 C2 C3 C4 C10 C11 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A DDR_CH0_DQ13_A VSS_229 DDR_CH0_DM0_A VSS_230 VSS_231 VCCIO2 VSS_232 VSS_233 VSS_233 VSS_234 | W34 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 |
| VSS_22 C15 VSS_238 Y14 VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 Y16 | PCIE30 PORT1 TX1N PCIE30 PORT1 TX0P PCIE30 PORT1 RX1N PCIE30 PORT1 RX0P VSS 9 PCIE30 PORT0 RESREF DDR_CH0_DQ9_B DDR_CH0_DQ10_B VSS_10 VSS_11 VSS_17 VSS_18 VSS_19 | B29 B30 B31 B32 B33 B34 C1 C2 C3 C4 C10 C10 C11 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A DDR_CH0_DQ13_A VSS_229 DDR_CH0_DM0_A VSS_230 VSS_231 VCCIO2 VSS_232 VSS_232 VSS_233 VSS_234 VSS_234 | W34 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 Y11 |
| VSS_23 C16 VSS_239 Y15 VSS_24 C17 VSS_240 Y16 | PCIE30 PORT1 TX1N PCIE30 PORT1 TX0P PCIE30 PORT1 RX1N PCIE30 PORT1 RX0P VSS 9 PCIE30 PORT0 RESREF DDR CH0_DQ9 B DDR_CH0_DQ10_B VSS_10 VSS_11 VSS_17 VSS_17 VSS_18 VSS_19 VSS_20 | B29 B30 B31 B32 B33 B34 C1 C2 C3 C4 C10 C11 C12 C13 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A DDR_CH0_DQ13_A VSS_229 DDR_CH0_DM0_A VSS_230 VSS_231 VCCIO2 VSS_232 VSS_233 VSS_234 VSS_234 VSS_235 VSS_236 | W34 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 Y11 Y12 |
| VSS_24 C17 VSS_240 Y16 | PCIE30 PORT1 TX1N PCIE30 PORT1 TX0P PCIE30 PORT1 RX1N PCIE30 PORT1 RX1N PCIE30 PORT0 RESREF DDR CH0_DQ9 B DDR_CH0_DQ10_B VSS_10 VSS_11 VSS_17 VSS_18 VSS_18 VSS_19 VSS_20 VSS_21 | B29 B30 B31 B32 B33 B34 C1 C2 C3 C4 C10 C11 C12 C13 C14 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A DDR_CH0_DQ13_A VSS_229 DDR_CH0_DM0_A VSS_230 VSS_231 VCCIO2 VSS_232 VSS_232 VSS_234 VSS_235 VSS_236 VSS_236 VSS_237 | W34 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 Y11 Y12 Y13 |
| | PCIE30 PORT1 TX1N PCIE30 PORT1 TX0P PCIE30 PORT1 RX1N PCIE30 PORT1 RX0P VSS 9 PCIE30 PORT0 RESREF DDR CH0 DQ9 B DDR_CH0_DQ10 B VSS_10 VSS_11 VSS_17 VSS_18 VSS_19 VSS_20 VSS_21 VSS_21 VSS_21 VSS_21 | B29 B30 B31 B32 B33 B34 C1 C2 C3 C4 C10 C11 C12 C13 C14 C15 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A DDR_CH0_DQ13_A VSS_229 DDR_CH0_DM0_A VSS_230 VSS_231 VCCIO2 VSS_232 VSS_233 VSS_234 VSS_234 VSS_236 VSS_236 VSS_237 VSS_238 | W34 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 Y11 Y12 Y13 Y14 |
| VSS_25 C18 VSS_241 Y17 | PCIE30 PORT1 TX1N PCIE30 PORT1 TX0P PCIE30 PORT1 RX1N PCIE30 PORT1 RX0P VSS 9 PCIE30 PORT0 RESREF DDR CH0 DQ9 B DDR CH0 DQ10 B VSS 10 VSS 11 VSS 17 VSS 18 VSS 19 VSS 20 VSS 21 VSS 22 VSS 23 | B29 B30 B31 B32 B33 B34 C1 C2 C3 C4 C10 C11 C12 C13 C14 C15 C16 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A DDR_CH0_DQ13_A VSS_229 DDR_CH0_DM0_A VSS_230 VSS_231 VCCIO2 VSS_232 VSS_232 VSS_233 VSS_234 VSS_235 VSS_236 VSS_237 VSS_238 VSS_238 VSS_238 | W34 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y9 Y10 Y11 Y12 Y13 Y14 Y15 |
| | PCIE30 PORT1 TX1N PCIE30 PORT1 TX0P PCIE30 PORT1 RX1N PCIE30 PORT1 RX1N PCIE30 PORT1 RX0P VSS 9 PCIE30 PORT0 RESREF DDR_CH0_DQ9_B DDR_CH0_DQ10_B VSS_10 VSS_11 VSS_17 VSS_18 VSS_19 VSS_20 VSS_21 VSS_22 VSS_23 VSS_24 | B29 B30 B31 B32 B33 B34 C1 C2 C3 C4 C4 C10 C11 C12 C13 C14 C15 C15 C16 C17 | EMMC_D1/FSPI_D1_M0/GPIO2_D1_u EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u DDR_CH0_DQ12_A DDR_CH0_DQ13_A VSS_229 DDR_CH0_DM0_A VSS_230 VSS_231 VCCIO2 VSS_232 VSS_233 VSS_234 VSS_235 VSS_236 VSS_237 VSS_238 VSS_238 VSS_239 VSS_240 | W34 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 Y11 Y12 Y13 Y14 Y15 Y16 |

| DDR_CH1_RESET_D VSS_26 VSS_27 VSS_28 VSS_29 HDMI_TX1_HPD_M0/SPI2_CLK_M0/GPIO1_A6_d | C19 C20 | VSS_242 |
|--|------------|---|
| VSS_27 VSS_28 VSS_29 HDMI_TX1_HPD_M0/SPI2_CLK_M0/GPI01_A6_d | LZU | VSS_243 |
| VSS_28 VSS_29 HDMI_TX1_HPD_M0/SPI2_CLK_M0/GPI01_A6_d | C21 | VSS_244 VSS_244 |
| VSS_29 HDMI_TX1_HPD_M0/SPI2_CLK_M0/GPIO1_A6_d | C21 | VSS_244 VDD_CPU_LIT_4 |
| HDMI_TX1_HPD_M0/SPI2_CLK_M0/GPIO1_A6_d | C22 | VDD_CPU_LIT_3 |
| | C23 | VSS_245 |
| PDM1 SDI0 M1/PCIE30X1 1 PERSTN M2/PWM3 IR M3/SPI2 | C25 | VSS_246 |
| _CS0_M0/GPIO1_A7_u | 223 | 133_210 |
| VSS_30 | C26 | VCCIO3_1V8 |
| PDM1_SDI1_M1/PCIE30X4_CLKREQN_M3/SPI2_CS1_M0/GPIO | C27 | GMAC1_PPSCLK/PCIE30X2_BUTTON_RSTN/UART7_RX_ |
| 1_B0_u | <u> </u> | M1/SPI1_CLK_M1/GPIO3_C1_d |
| VSS_31 | C28 | VSS_247 |
| PCIE30_PORT1_TX1P | C29 | GMAC1_PPSTRIG/I2C3_SDA_M1/UART7_TX_M1/SPI1_M |
| | | ISO_M1/GPIO3_C0_d |
| VSS_32 | C30 | GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M |
| | | 1/PWM15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d |
| PCIE30_PORT1_RX1P | C31 | GMAC1_MDC/MIPI_TE0/I2C8_SCL_M4/UART7_RTSN_M1 |
| V00 00 | | /PWM14_M0/SPI1_CS0_M1/GPIO3_C2_d |
| VSS_33 | C32 | EMMC_D4/I2C1_SCL_M3/UART5_RX_M2/GPIO2_D4_u |
| PCIE30_PORTO_TX1P | C33 | EMMC_D0/FSPI_D0_M0/GPIO2_D0_u |
| PCIE30_PORT0_TX1N | C34 | EMMC_DATA_STROBE/I2C2_SDA_M2/UART5_CTSN_M1/ GPIO2 A2 d |
| | | |

Chapter 3 Electrical Specification

3.1 Absolute Ratings

The below table provides the absolute ratings.

Absolute maximum or minimum ratings specify the values beyond which the device may be damaged permanently. Long-term exposure to absolute maximum ratings conditions may affect device reliability.

Table 3-1 Absolute ratings

| Parameters | Related Power Group | Min | Max | Unit |
|----------------------------------|--|------|------|-------|
| raiameters | VDD_CPU_BIG0 | MIII | Max | Oilit |
| Supply voltage for CPU | VDD_CPU_BIG1 VDD_CPU_LIT | -0.3 | 1.1 | ٧ |
| Supply voltage for CPU memory | VDD_CPU_BIGO_MEM VDD_CPU_BIG1_MEM VDD_CPU_LIT_MEM | -0.3 | 1.1 | > |
| Supply voltage for GPU | VDD_GPU | -0.3 | 1.1 | V |
| Supply voltage for GPU memory | VDD_GPU_MEM | -0.3 | 1.1 | V |
| Supply voltage for NPU | VDD_NPU | -0.3 | 1.1 | V |
| Supply voltage for NPU memory | VDD_NPU_MEM | -0.3 | 1.1 | V |
| Supply voltage for VCODEC | VDD_VDENC | -0.3 | 0.95 | V |
| Supply voltage for VCODEC memory | VDD_VDENC_MEM | -0.3 | 0.95 | ٧ |
| Supply voltage for core logic | VDD_LOGIC | -0.3 | 0.95 | V |
| 0.75V supply voltage | PMU_0V75 PLL_DVDD0V75 USB20_DVDD_0V75 HDMI/eDP_TX0_VDD_0V75 HDMI/eDP_TX0_AVDD_0V75 HDMI/eDP_TX1_VDD_0V75 HDMI/eDP_TX1_AVDD_0V75 HDMI_RX_AVDD0V75 MIPI_CSI0_AVCC0V75 MIPI_CSI1_AVCC0V75 PCIE30_PORT0_AVDD0V75 PCIE30_PORT1_AVDD0V75 OTP_VDDOTP_0V75 | -0.3 | 0.95 | V |
| 0.85V supply voltage | DDR_CHO_VDD DDR_CHO_VDD_MIF DDR_CHO_PLL_DVDD DDR_CH1_VDD DDR_CH1_VDD_MIF DDR_CH1_PLL_DVDD TYPECO_DPO_VDD_0V85 TYPECO_DPO_VDDA_0V85 TYPEC1_DP1_VDD_0V85 TYPEC1_DP1_VDD_0V85 MIPI_D/C_PHY0_VDD MIPI_D/C_PHY1_VDD PCIE20_SATA30_0_AVDD_0V85 PCIE20_SATA30_1_AVDD_0V85 | -0.3 | 1.00 | V |
| 1.2V supply voltage | MIPI_D/C_PHY0_VDD_1V2 MIPI D/C PHY1 VDD 1V2 | -0.3 | 1.35 | V |
| 1.8V supply voltage | DDR_CHO_PLL_AVDD1V8 DDR_CH1_PLL_AVDD1V8 PLL_AVDD1V8 VSB20_AVDD_1V8 TYPEC0_DP0_VDDH_1V8 TYPEC1_DP1_VDDH_1V8 HDMI/eDP_TX0_VDD_CMN_1V8 HDMI/eDP_TX1_VDD_CMN_1V8 HDMI/eDP_TX1_VDD_CMN_1V8 HDMI/eDP_TX1_VDD_CMN_1V8 HDMI/EDP_TX1_VDD_IO_1V8 MIPI_CSI0_AVCC1V8 MIPI_CSI1_AVCC1V8 MIPI_D/C_PHY0_VDD_1V8 MIPI_D/C_PHY1_VDD_1V8 PCIE20_SATA30_0_AVDD_1V8 PCIE20_SATA30_1_AVDD_1V8 | -0.5 | 1.98 | V |

| Parameters | Related Power Group | Min | Max | Unit |
|--|--|------|------|------|
| | PCIE20_SATA30_USB30_2_AVDD_1V8 PCIE30_PORT0_AVDD1V8 PCIE30_PORT1_AVDD1V8 SARADC_AVDD_1V8 OSC_1V8 | | | |
| 3.3V supply voltage | USB20_AVDD_3V3 HDMI_RX_DVDD3V3 HDMI_RX_VPH3V3 | -0.5 | 3.63 | V |
| 1.8V only GPIO supply voltage | PMUIO1_1V8 EMMCIO_1V8 VCCIO1_1V8 VCCIO3_1V8 | -0.5 | 1.98 | V |
| 1.8V/3.3V GPIO supply voltage | PMUIO2_1V8 VCCIO2_1V8 VCCIO4_1V8 VCCIO5_1V8 VCCIO6_1V8 | -0.5 | 3.63 | V |
| Supply voltage for DDR IO (LPDDR4/4X 0.6V; LPDDR5 0.5V) | DDR_CH0_VDDQ DDR_CH0_VDDQ_CK DDR_CH1_VDDQ DDR_CH1_VDDQ_CK | -0.3 | 0.7 | V |
| Supply voltage for DDR IO (LPDDR4/4X 1.1V; LPDDR5 1.05V) | DDR_CH0_VDDQ_CKE DDR_CH1_VDDQ_CKE | -0.3 | 1.25 | V |
| Storage Temperature | Tstg | -40 | 125 | °C |
| Max Conjunction Temperature | Tj | NA | 125 | °C |

3.2 Recommended Operating ConditionFollowing table describes the recommended operating condition. Table 3-2 Recommended operating condition

| Parameters | Symbol | Min | Тур | Max | Unit |
|--|--|-------------|------------|-------------|------|
| Voltage for CPU BigCore 0 | VDD_CPU_BIG0 | 0.55 | 0.75 | 1.05 | V |
| Voltage for CPU BigCore 0 Memory | VDD_CPU_BIG0_MEM | 0.675 | 0.75 | 1.05 | V |
| Voltage for CPU BigCore 1 | VDD_CPU_BIG1 | 0.55 | 0.75 | 1.05 | V |
| Voltage for CPU BigCore 1 Memory | VDD_CPU_BIG1_MEM | 0.675 | 0.75 | 1.05 | V |
| Voltage for CPU LitCore and DSU | VDD_CPU_LIT | 0.55 | 0.75 | 0.95 | V |
| Voltage for CPU LitCore and DSU Memory | VDD_CPU_LIT_MEM | 0.675 | 0.75 | 0.95 | V |
| Voltage for GPU | VDD_GPU | 0.55 | 0.75 | 0.95 | V |
| Voltage for GPU Memory | VDD_GPU_MEM | 0.675 | 0.75 | 0.95 | V |
| Voltage for NPU | VDD_NPU | 0.55 | 0.75 | 0.95 | V |
| Voltage for NPU Memory | VDD_NPU_MEM | 0.675 | 0.75 | 0.95 | V |
| Voltage for VCODEC | VDD_VDENC | 0.675 | 0.75 | 0.825 | V |
| Voltage for VCODEC Memory | VDD_VDENC_MEM | 0.675 | 0.75 | 0.825 | V |
| Voltage for Logic | VDD_LOGIC | 0.675 | 0.75 | 0.825 | V |
| Voltage for PMU | PMU_0V75 | 0.675 | 0.75 | 0.825 | V |
| Digital GPIO Power (1.8V only) | PMUIO1_1V8, VCCIO1_1V8, VCCIO3_1V8 | 1.65 | 1.8 | 1.95 | V |
| Digital GPIO Power (3.3V/1.8V) | PMUIO2_1V8, VCCIO2_1V8, VCCIO4_1V8, VCCIO5_1V8, VCCIO6_1V8 | 2.7 1.65 | 3.3 1.8 | 3.6 1.95 | V |
| eMMC IO Power (1.8V) | EMMCIO_1V8 | 1.65 | 1.8 | 1.95 | V |
| DDR CH0 Logic power(0.85V) | DDR_CH0_VDD, DDR_CH0_VDD_MIF, DDR_CH1_VDD, DDR_CH1_VDD_MIF, | 0.675 | 0.85 | 0.935 | V |
| DDR CH0_PLL power(0.85V) | DDR_CH0_PLL_DVDD, DDR_CH1_PLL_DVDD | 0.675 | 0.85 | 0.8925 | V |
| DDR CH0_PLL power(1.8V) | DDR_CH0_PLL_AVDD1V8, DDR_CH1_PLL_AVDD1V8 | 1.62 | 1.8 | 1.98 | V |

| Parameters | Symbol | Min | Тур | Max | Unit |
|---------------------------------------|---|--------|------|---------|------|
| LPDDR4 IO VDDQ power | DDR_CH0_VDDQ, DDR_CH0_VDDQ_CK, | 0.57 | 0.6 | 0.63 | V |
| LPDDR4 Retention IO VDDQ Power | DDR_CH1_VDDQ, DDR_CH1_VDDQ_CK DDR_CH0_VDDQ_CKE, DDR_CH1_VDDQ_CKE | 1.045 | 1.1 | 1.155 | V |
| LPDDR5 IO VDDQ power | DDR_CH0_VDDQ, DDR_CH0_VDDQ_CK, DDR_CH1_VDDQ, DDR_CH1_VDDQ_CK | 0.475 | 0.5 | 0.525 | V |
| LPDDR5 Retention IO VDDQ Power | DDR_CH0_VDDQ_CKE, DDR_CH1_VDDQ_CKE | 1.0 | 1.05 | 1.1 | V |
| PLL Analog Power(0.75V) | PLL_DVDD0V75 | 0.675 | 0.75 | 0.8925 | V |
| PLL Analog Power(1.8V) | PLL_AVDD1V8 | 1.62 | 1.8 | 1.98 | V |
| USB 2.0 Analog Power (0.75V) | USB20_DVDD_0V75 | 0.6975 | 0.75 | 0.825 | V |
| USB 2.0 Analog Power (1.8V) | USB20_AVDD_1V8 | 1.674 | 1.8 | 1.98 | ٧ |
| USB 2.0 Analog Power (3.3V) | USB20_AVDD_3V3 | 3.069 | 3.3 | 3.63 | V |
| USB & DP Analog Power (0.85V) | TYPEC0_DP0_VDD_0V85, TYPEC0_DP0_VDDA_0V85, TYPEC1_DP1_VDD_0V85, TYPEC1_DP1_VDDA_0V85 | 0.8075 | 0.85 | 0.8925 | > |
| USB & DP Analog Power (1.8V) | TYPEC0_DP0_VDDH_1V8, TYPEC1_DP1_VDDH_1V8 | 1.71 | 1.8 | 1.89 | ٧ |
| Combo PIPE PHY Analog Power(0.85V) | PCIE20_SATA30_0_AVDD_0V85, PCIE20_SATA30_1_AVDD_0V85, PCIE20_SATA30_USB30_2_AVDD_0V85 | 0.8 | 0.85 | 0.935 | V |
| Combo PIPE PHY Analog Power(1.8V) | PCIE20_SATA30_0_AVDD_1V8, PCIE20_SATA30_1_AVDD_1V8, PCIE20_SATA30_USB30_2_AVDD_1V8 | 1.62 | 1.8 | 1.98 | V |
| PCIe30 Analog Power(0.75V) | PCIE30_PORT0_AVDD0V75, PCIE30_PORT1_AVDD0V75 | 0.7125 | 0.75 | 0.8925 | V |
| PCIe30 Analog Power(1.8V) | PCIE30_PORT0_AVDD1V8, PCIE30_PORT1_AVDD1V8 | 1.71 | 1.8 | 1.89 | V |
| MIPI CSI DPHY Analog Power(0.75V) | MIPI_CSI0_AVCC0V75, MIPI_CSI1_AVCC0V75 | 0.675 | 0.75 | 0.825 | V |
| MIPI CSI DPHY Analog Power(1.8V) | MIPI_CSIO_AVCC1V8, MIPI_CSI1_AVCC1V8 | 1.62 | 1.8 | 1.98 | V |
| MIPI DCPHY Analog Power (0.85V) | MIPI_D/C_PHY0_VDD, MIPI_D/C_PHY1_VDD | 0.7125 | 0.85 | 0.8925 | V |
| MIPI DCPHY Analog Power (1.2V) | MIPI_D/C_PHY0_VDD_1V2, MIPI_D/C_PHY1_VDD_1V2 | 1.14 | 1.2 | 1.26 | V |
| MIPI DCPHY Analog Power (1.8V) | MIPI_D/C_PHY0_VDD_1V8, MIPI_D/C_PHY1_VDD_1V8 | 1.71 | 1.8 | 1.89 | V |
| HDMI RX Analog Power(0.75V) | HDMI_RX_AVDD0V75 | 0.675 | 0.75 | 0.825 | V |
| HDMI RX Analog Power(3.3V) | HDMI_RX_DVDD3V3 | 3.135 | 3.3 | 3.465 | V |
| HDMI RX Analog Power(3.3V) | HDMI_RX_VPH3V3 | 3.135 | 3.3 | 3.465 | V |
| HDMI/eDP TX Digital Power (0.75V) | HDMI/eDP_TX0_VDD_0V75, HDMI/eDP_TX1_VDD_0V75 | 0.675 | 0.75 | 0.825 | V |
| HDMI/eDP TX Analog Power (0.75V) | HDMI/eDP_TX0_AVDD_0V75, HDMI/eDP_TX1_AVDD_0V75 | 0.675 | 0.75 | 0.825 | V |
| HDMI/eDP TX Analog Power (1.8V) | HDMI/eDP_TX0_VDD_CMN_1V8, HDMI/eDP_TX1_VDD_CMN_1V8 | 1.62 | 1.8 | 1.98 | ٧ |
| HDMI/eDP TX Analog Power (1.8V) | HDMI/eDP_TX0_VDD_IO_1V8, HDMI/eDP_TX1_VDD_IO_1V8 | 1.62 | 1.8 | 1.98 | V |
| SARADC Analog Power(1.8V) | SARADC_AVDD_1V8 | 1.62 | 1.8 | 1.98 | V |
| OTP Analog Power(0.75V) | OTP_VDDOTP_0V75 | 0.675 | 0.75 | 0.825 | V |
| OSC Analog Power(1.8V) | OSC_1V8 | 1.65 | 1.8 | 1.95 | V |
| OSC input clock frequency | | NA | 24 | NA | MHz |
| Max CPU frequency | | NA | NA | 2.2-2.4 | GHz |
| Max GPU frequency | | NA | NA | 1000 | MHz |
| Max NPU frequency | | NA | NA | 1000 | MHz |
| Ambient Operating Temperature | Та | 0 | NA | 80 | ℃ |

3.3 DC Characteristics

Table 3-3 DC Characteristics

| | Parameters | Symbol | Min | Тур | Max | Unit |
|------------------------------------|---------------------|-------------------|-----------|-------------|-----------|----------------|
| | Input Low Voltage | V _{IL} | VSS | NA | 0.3*VDDO | V |
| | Input High Voltage | V_{IH} | 0.7*VDDO | NA | VDDO | V |
| Digital 3.3V/1.8V GPIO @3.3V | Output Low Voltage | V _{OL} | VSS | NA | 0.25*DVDD | V |
| | Output High Voltage | Vон | 0.75*DVDD | NA | DVDD | V |
| | Pullup Resistor | R _{RPU} | 10 | NA | 100 | Kohm |
| | Pulldown Resistor | R _{RPD} | 10 | NA | 100 | Kohm |
| | Input Low Voltage | V _{IL} | VSS | NA | 0.3*VDDO | V |
| | Input High Voltage | V _{IH} | 0.7*VDDO | NA | VDDO | V |
| Digital 3.3V/1.8V GPIO | Output Low Voltage | V _{OL} | VSS | NA | 0.25*DVDD | V |
| @1.8V | Output High Voltage | Vон | 0.75*DVDD | NA | DVDD | V |
| | Pullup Resistor | R _{RPU} | 10 | NA | 50 | Kohm |
| | Pulldown Resistor | R _{RPD} | 10 | NA | 50 | Kohm |
| | Input Low Voltage | V _{IL} | VSS | NA | 0.3*VDDO | V |
| | Input High Voltage | V_{IH} | 0.7*VDDO | 0.7*VDDO NA | | V |
| Digital 1.8V only GPIO | Output Low Voltage | V _{OL} | VSS | NA | 0.25*DVDD | V |
| @1.8V | Output High Voltage | Vон | 0.75*DVDD | NA | DVDD | V |
| | Pullup Resistor | R_{RPU} | 10 | NA | 50 | Kohm |
| | Pulldown Resistor | R _{RPD} | 10 | NA | 50 | Kohm |
| | Input Low Voltage | V _{IL} | VSS | NA | 0.35*DVDD | V |
| | Input High Voltage | V_{IH} | 0.65*DVDD | NA | DVDD | V |
| eMMC IO | Output Low Voltage | V _{OL} | VSS | NA | 0.45 | V |
| @1.8V | Output High Voltage | Vон | DVDD-0.45 | NA | DVDD | V |
| | Pullup Resistor | R _{RPU} | 10 | NA | 50 | Kohm |
| | Pulldown Resistor | R _{RPD} | 10 | NA | 50 | Kohm |
| | Input Low Voltage | VIL | NA | NA | Vref-0.14 | V |
| | Input High Voltage | V_{IH} | Vref+0.14 | NA | NA | V |
| | Output Log Voltage | V _{OL} | NA | NA | 0.2 | V |
| DDR IO | Output High Voltage | V _{OH} | 0.25 | NA | NA | V |
| | Input Low Current | I_{1L} | -100/-500 | NA | 100/500 | Room/Hot uA |
| | Input High Current | I _{IH} | -100/-500 | NA | 100/500 | Room/Hot uA |

Note: VDDO and DVDD are both IO power Supply

3.4 Electrical Characteristics for General IO

Table 3-4 Electrical Characteristics for Digital General IO

| | Parameters | Symbol | Test condition | Min | Тур | Max | Unit |
|-----------------------------------|---|--------------------|--|---------------|-----|------|------|
| | Input leakage current | ${ m I}_{\sf PAD}$ | DVDD=Max, V _{PAD} =0V or DVDD | -10 | NA | 10 | uA |
| 3.3V/1.8V Trigge GPIO Input Input | Input Hysteresis for Schmitt Trigger Operation | V_{H} | | 0.08* VDDO | NA | NA | V |
| | Input pullup resistor current | \mathbf{I}_{RPU} | $V_{PAD} = 0V$ | -20 | NA | -180 | uA |
| | Input pulldown resistor current | ${ m I}_{\sf RPD}$ | V _{PAD} = VDDO | 20 | NA | 180 | uA |
| | Input leakage current | \mathbf{I}_{PAD} | DVDD=Max, V _{PAD} =0V or DVDD | -10 | NA | 10 | uA |
| Digital 3.3V/1.8V | Input Hysteresis for Schmitt Trigger Operation | V _H | | 0.1* VDDO | NA | NA | V |
| GPIO @1.8V | Input pullup resistor current | \mathbf{I}_{RPU} | $V_{PAD} = 0V$ | -20 | NA | -180 | uA |
| @1.0V | Input pulldown resistor current | ${ m I}_{\sf RPD}$ | V _{PAD} = VDDO | 20 | NA | 180 | uA |
| | Input leakage current | ${ m I}_{\sf PAD}$ | DVDD=Max, V _{PAD} =0V or DVDD | -10 | NA | 10 | uA |

| | Parameters | Symbol | Test condition | Min | Тур | Max | Unit |
|---|---|--------------------|--|--------------|-----|------|------|
| Digital 1.8V only GPIO Input Hysteresis for Schmitt Trigger Operation Input pullup resistor current | | V _H | | 0.1* VDDO | NA | NA | V |
| | | \mathbf{I}_{RPU} | $V_{PAD} = 0V$ | -20 | NA | -170 | uA |
| @1.8V | Input pulldown resistor current | ${ m I}_{\sf RPD}$ | V _{PAD} = VDDO | 20 | NA | 170 | uA |
| | Input leakage current | ${ m I}_{\sf PAD}$ | DVDD=Max, V _{PAD} =0V or DVDD | -10 | NA | 10 | uA |
| eMMC IO | Input Hysteresis for Schmitt Trigger Operation | V_{H} | | 0.1* DVDD | NA | NA | V |
| @1.8V | Input pullup resistor current | ${ m I}_{\sf RPU}$ | $V_{PAD} = 0V$ | -20 | NA | -170 | uA |
| | Input pulldown resistor current | ${ m I}_{\sf RPD}$ | V _{PAD} = VDDO | 20 | NA | 170 | uA |

Note: VDDO and DVDD are both IO power Supply

3.5 Electrical Characteristics for PLL

Table 3-5 Electrical Characteristics for INT PLL

| 14510 5 5 2100011041 014414001154105 101 1111 1 22 | | | | | | |
|--|-------------------|---|------|-----|------|--------|
| Parameters | Symbol | Test condition | Min | Тур | Max | Unit |
| Input clock frequency | F_{FIN} | | 4.5 | - | 300 | MHz |
| Reference frequency(F _{FIN} /p) | F _{FREE} | | 4.5 | 7 | 12 | MHz |
| Frequency of PLL's output | F _{FOUT} | | 35.2 | _ | 4500 | MHz |
| Frequency of VCO's output | F _{FVCO} | | 2250 | - | 4500 | MHz |
| Lock time | T _{LT} | Measured at all F_{FIN} and F_{FOUT} range. RESETB=High | - | - | 150 | Cycles |

Table 3-6 Electrical Characteristics for FRAC PLL

| Parameters | Symbol | Test condition | Min | Тур | Max | Unit |
|--|-------------------|---|------|-----|------|--------|
| Input clock frequency | F_{FIN} | | 6 | - | 300 | MHz |
| Reference frequency(F _{FIN} /p) | F _{FREE} | | 6 | 20 | 30 | MHz |
| Frequency of PLL's output | F _{FOUT} | | 35.2 | - | 4500 | MHz |
| Frequency of VCO's output | F _{FVCO} | | 2250 | - | 4500 | MHz |
| Lock time | T _{LT} | Measured at all F _{FIN} and F _{FOUT} range. RESETB=High | _ | _ | 500 | Cycles |

Table 3-7 Electrical Characteristics for DDR PLL

| Parameters | Symbol | Test condition | Min | Тур | Max | Unit |
|--|-------------------|---|------|-----|------|--------|
| Input clock frequency | F _{FIN} | | 6 | - | 300 | MHz |
| Reference frequency(F _{FIN} /p) | F _{FREE} | * | 6 | 20 | 30 | MHz |
| Frequency of PLL's output | F _{FOUT} | | 51.6 | - | 6600 | MHz |
| Frequency of VCO's output | F_{FVCO} | | 3300 | - | 6600 | MHz |
| Lock time | Тцт | Measured at all F_{FIN} and F_{FOUT} range. RESETB=High | - | - | 500 | Cycles |

Notes:

3.6 Electrical Characteristics for PCIe2/SATA Interface

Table 3-8 Electrical Characteristics for PCIe2/SATA Interface

| Parameters | Symbol | Min | Тур | Max | Unit | | |
|--|-----------------------------|-----|------|------|------|--|--|
| Transmitter | | | | | | | |
| Differential Peak-Peak TX Output Voltage Swing | V _{TX_DIFF_PP} | 800 | 1000 | 1200 | mV | | |
| Differential Peak-Peak Low Power TX Output Voltage Swing | V _{TX_DIFF_PP_LOW} | 400 | NA | 1200 | mV | | |
| The output impedance | R _{TX_DIFF_DC} | 80 | 100 | 120 | ohm | | |
| Single Ended Output Resistance Matching | R _{TX_DC_OFFSET} | NA | NA | 5 | % | | |
| Transmitter output common mode voltage | V _{TX_DC_CM} | 400 | NA | 800 | mV | | |
| Maximum mismatch between TXP and TXM for both time and amp | VTX_CM_AC_PP_ACTIVE | NA | NA | 50 | mV | | |
| The amount of voltage change allowed during Receiver Detection | V _{TX_RCV_DETECT} | NA | NA | 600 | mV | | |
| TX de-emphasis | V _{TX_DE_RATIO} | 3.0 | 3.5 | 4.0 | dB | | |
| AC Coupling Capacitor(USB3.1/PCIe) | CAC_COUPLING | 75 | NA | 200 | nF | | |

② p is the input divider value

| Parameters | Symbol | Min | Тур | Max | Unit |
|--|------------------------|-----|-----|------|------|
| AC Coupling Capacitor(SATA) | | 6 | NA | 12 | nF |
| Output rising time for 20% to 80% | Tr | 25 | NA | NA | ps |
| Output falling time for 20% to 80% | T _f | 25 | NA | NA | ps |
| Transmitter short circuit limit | I _{TX_SHORT} | NA | NA | 20 | mA |
| Output differential skew | T _{SKEW_DIFF} | -15 | NA | 15 | ps |
| Receiver | | | | | |
| Input Voltage Swing | V _{RXDPP_C} | 250 | NA | 1200 | mVpp |
| The input differential impedance | R _{RXD_C} | 80 | 100 | 120 | Ohm |
| Single Ended input Resistance Matching | R _{RXD_C_MS} | NA | NA | 5 | % |

3.7 Electrical Characteristics for MIPI CDPHY interface

Table 3-9 Electrical Characteristics for MIPI CDPHY interface

| Parameters | Symbol | Description | Test condition | Min | Тур | Max | Unit |
|---|------------------------------------|--|------------------------|------|-----|-----|------|
| | V _{IH} | Logic1 input voltage | All conditions | 880 | NA | NA | mV |
| LP-RX V _{IL} Logic0 input ULPS state | | Logic0 input voltage, not in ULPS state | All conditions | NA | NA | 550 | mV |
| T _{skewcal} (initial) | Duration for which the | | NA | NA | 100 | us | |
| | | transmitter drives the skew- calibration pattern in the initial skew calibration mode | >1.5Gbps | 2^15 | NA | NA | UI |
| Calibration Duration for which the | | | NA | NA | 10 | us | |
| T _{skewcal} (periodic | T _{skewcal} (periodic) | transmitter drives the skew- calibration pattern in the periodic skew calibration mode | >1.5Gbps (optional) | 2^13 | NA | NA | UI |

3.8 Electrical Characteristics for MIPI CSI DPHY interface

Table 3-10 Electrical Characteristics for MIPI CSI DPHY interface

| Parameters | Symbol | Min | Тур | Max | Units |
|---|------------|-----|-----|-----|-------|
| Common mode interference beyond 450 MHz | AVCMDV(UE) | NA | NA | 100 | mV |
| Common-mode interference beyond 450 MHz | ΔVCMRX(HF) | NA | NA | 50 | mV |
| Common-mode interference 50MHz-450MHz | ΔVCMRX(LF) | -50 | NA | 50 | mV |
| Common-mode interference 50MHz-450MHz | | -25 | NA | 25 | mV |
| Common-mode termination | ССМ | NA | NA | 60 | pF |
| Input pulse rejection | eSPIKE | NA | NA | 300 | V.ps |
| Minimum pulse width response | TMIN-RX | 20 | NA | NA | ns |
| Peak interference amplitude | VINT | NA | NA | 200 | mV |
| Interference frequency | fINT | 450 | NA | NA | MHz |

3.9 Electrical Characteristics for SARADC

Table 3-10 Electrical Characteristics for SARADC

| Parameters | Symbol | Test condition | Min | Тур | Max | Unit |
|-----------------------------|--------|---|--------|-----------|-----------|------|
| Resolution | | | NA | 12 | NA | Bit |
| Anglog Input Range | AIN | | AVSS18 | NA | AVDD18 | V |
| Differential Non-Linearity | DNL | PD = Low | NA | \pm 1.0 | ± 3.0 | LSB |
| Integral Non-Linearity | INL | $F_s = 1MS/s$ $F_{CLK} = 20MHz$ | NA | ±2.0 | ±6.0 | LSB |
| Top Offset Voltage Error | Еот | $F_{\text{CLK}} = 20 \text{MHz}$ $F_{\text{SOC}} = 1 \text{MHz}$ | NA | ±10 | ±20 | LSB |
| Bottom Offset Voltage Error | Еов | F _{AIN} = 10kHz ramp wave | NA | ± 10 | ±20 | LSB |

3.10 Electrical Characteristics for TSADC

Table 3-11 Electrical Characteristics for TSADC

| Parameters | Symbol | Test condition | Min | Тур | Max | Unit |
|------------------------------|--------------------|---|-----|-----|-----|------------|
| Accuracy from -40°C to 125°C | Тјасс | Temp: -40 ~ 125℃ Supply: 1.62V ~ 1.98V | NA | ±3 | ±5 | $^{\circ}$ |
| Sensing Temperature Range | T _{RANGE} | | -40 | NA | 125 | °C |
| Resolution | T _{LSB} | | NA | 1 | NA | $^{\circ}$ |

Chapter 4 Thermal Management

4.1 Overview

For reliability and operability concerns, the absolute maximum junction temperature has to be below 125°C.

4.2 Package Thermal Characteristics

Table 4-1 provides the thermal resistance characteristics for the package used on the SoC. The resulting simulation data for reference only, please prevail in kind test.

Table 4-1 Thermal Resistance Characteristics

| Parameter | Symbol | Typical | Unit |
|--|---------------|---------|--------|
| Junction-to-ambient thermal resistance | $	heta_{JA}$ | 8.7 | (°C/W) |
| Junction-to-board thermal resistance | $	heta_{JB}$ | 3.5 | (°C/W) |
| Junction-to-case thermal resistance | θ_{JC} | 0.12 | (°C/W) |

Note: The testing PCB is 10 layers, 114mmx101mm, Ambient temperature is 25℃.