# Rockchip RK3588S Datasheet

**Revision History** 

Date	Revision	Description
2022-3-10	1.3	Update post process HDR information
2022-3-9	1.2	New update the device information
2022-1-24	1.1	Update the description
2021-12-20	1.0	Initial Release

## **Table of Content**

Table of Content	2
Figure Index	
Table Index	
Warranty Disclaimer	5
Chapter 1 Introduction	
·	
1.1 Overview	
1.2 Features	
1.3 Block Diagram	
Chapter 2 Package Information	17
2.1 Order Information	17
2.1 Order Information	17
2.2 Top Marking	1/
2.3 Package Dimension	
Chapter 3 Electrical Specification	
3.1 Absolute Ratings	29
3.2 Recommended Operating Condition	30
3.3 DC Characteristics	31
3.4 Electrical Characteristics for General IO	
3.5 Electrical Characteristics for PLL	
3.6 Electrical Characteristics for PCIe2/SATA Interface	
3.7 Electrical Characteristics for MIPI CDPHY interface	
3.8 Electrical Characteristics for MIPI CSI DPHY interface	34
3.9 Electrical Characteristics for SARADC	
3.10 Electrical Characteristics for TSADC	34
Chapter 4 Thermal Management	35
4.1 Overview	
4.2 Package Thermal Characteristics	35

## Figure Index

Fig.1-1 Block Diagram	
Fig.2-1 Package definition	
Fig.2-2 Package Top View	18
Fig.2-3 Package Bottom View	

## **Table Index**

Table 2-1 Pin Number Order Information	20
Table 3-1 Absolute ratings	29
Table 3-2 Recommended operating condition	
Table 3-3 DC Characteristics	31
Table 3-4 Electrical Characteristics for Digital General IO	32
Table 3-5 Electrical Characteristics for INT PLL	32
Table 3-6 Electrical Characteristics for FRAC PLL	32
Table 3-7 Electrical Characteristics for DDR PLL	33
Table 3-8 Electrical Characteristics for PCIe2/SATA Interface	33
Table 3-9 Electrical Characteristics for MIPI CDPHY interface	33
Table 3-10 Electrical Characteristics for SARADC	34
Table 3-11 Electrical Characteristics for TSADC	34
Table 4-1 Thermal Resistance Characteristics	

## **Warranty Disclaimer**

Rockchip Electronics Co., Ltd makes no warranty, representation or guarantee (expressed, implied, statutory, or otherwise) by or with respect to anything in this document, and shall not be liable for any implied warranties of non-infringement, merchantability or fitness for a particular purpose or for any indirect, special or consequential damages.

Information furnished is believed to be accurate and reliable. However, Rockchip Electronics Co., Ltd assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use.

Rockchip Electronics Co., Ltd's products are not designed, intended, or authorized for using as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Rockchip Electronics Co., Ltd's product could create a situation where personal injury or death may occur, should buyer purchase or use Rockchip Electronics Co., Ltd's products for any such unintended or unauthorized application, buyers shall indemnify and hold Rockchip Electronics Co., Ltd and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Rockchip Electronics Co., Ltd was negligent regarding the design or manufacture of the part.

#### **Copyright and Patent Right**

Information in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co., Ltd 's products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Rockchip Electronics Co., Ltd does not convey any license under its patent rights nor the rights of others.

All copyright and patent rights referenced in this document belong to their respective owners and shall be subject to corresponding copyright and patent licensing requirements.

#### **Trademarks**

Rockchip and Rockchip $^{\text{TM}}$  logo and the name of Rockchip Electronics Co., Ltd's products are trademarks of Rockchip Electronics Co., Ltd. and are exclusively owned by Rockchip Electronics Co., Ltd. References to other companies and their products use trademarks owned by the respective companies and are for reference purpose only.

#### Confidentiality

The information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the confidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third party.

#### Reverse engineering or disassembly is prohibited.

ROCKCHIP ELECTRONICS CO., LTD. RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRODUCTS OR PRODUCT SPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR DESIGN AT ANY TIME AND WITHOUT NOTICE AND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.

#### Copyright © 2022 Rockchip Electronics Co., Ltd.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Rockchip Electronics Co., Ltd.

## **Chapter 1 Introduction**

#### 1.1 Overview

RK3588S is a low power, high performance processor for ARM-based PC and Edge Computing device, personal mobile internet device and other digital multimedia applications, and integrates quad-core Cortex-A76 and quad-core Cortex-A55 with separately NEON coprocessor.

Many embedded powerful hardware engines provide optimized performance for high-end application. RK3588S supports H.265 and VP9 decoder by 8K@60fps, H.264 decoder by 8K@30fps, and AV1 decoder by 4K@60fps, also support H.264 and H.265 encoder by 8K@30fps, high-quality JPEG encoder/decoder, specialized image preprocessor and postprocessor.

Embedded 3D GPU makes RK3588S completely compatible with OpenGLES 1.1, 2.0, and 3.2, OpenCL up to 2.2 and Vulkan1.2. Special 2D hardware engine with MMU will maximize display performance and provide very smoothly operation.

RK3588S introduces a new generation totally hardware-based maximum 48-Megapixel ISP (image signal processor). It implements a lot of algorithm accelerators, such as HDR, 3A, LSC, 3DNR, 2DNR, sharpening, dehaze, fisheye correction, gamma correction and so on.

The build-in NPU supports INT4/INT8/INT16/FP16 hybrid operation and computing power is up to 6TOPs. In addition, with its strong compatibility, network models based on a series of frameworks such as TensorFlow/MXNet/PyTorch/Caffe can be easily converted.

RK3588S has high-performance quad channel external memory interface (LPDDR4/LPDDR4X/LPDDR5) capable of sustaining demanding memory bandwidths, also provides a complete set of peripheral interface to support very flexible applications.

#### 1.2 Features

The features listed below which may or may not be present in actual product, may be subject to the third party licensing requirements. Please contact Rockchip for actual product feature configurations and licensing requirements.

#### 1.2.1 Microprocessor

- Quad-core ARM Cortex-A76 MPCore processor and quad-core ARM Cortex-A55 MPCore processor, both are high-performance, low-power and cached application processor
- DSU (DynamIQ Shared Unit) comprises the L3 memory system, control logic, and external interfaces to support a DynamIQ cluster
- Full implementation of the ARM architecture v8-A instruction set, ARM Neon Advanced SIMD (single instruction, multiple data) support for accelerating media and signal processing
- ARMv8 Cryptography Extensions
- Trustzone technology support
- Integrated 64KB L1 instruction cache, 64KB L1 data cache and 512KB L2 cache for each Cortex-A76
- Integrated 32KB L1 instruction cache, 32KB L1 data cache and 128KB L2 cache for each Cortex-A55
- Quad-core Cortex-A76 and Quad-core Cortex-A55 share 3MB L3 cache
- Eight separate power domains for CPU core system to support internal power switch and externally turn on/off based on different application scenario
  - PD CPU 0: 1st Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
  - PD\_CPU\_1: 2<sup>nd</sup> Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
  - PD\_CPU\_2: 3<sup>rd</sup> Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
  - PD\_CPU\_3: 4<sup>th</sup> Cortex-A55 + Neon + FPU + L1/L2 I/D Cache

- PD CPU 4: 1st Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- PD\_CPU\_5: 2<sup>nd</sup> Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- PD\_CPU\_6: 3<sup>rd</sup> Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- PD CPU 7: 4<sup>th</sup> Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- Three isolated voltage domains to support DVFS, one for A76\_0 and A76\_1, one for A76\_2 and A76\_3, the other for DSU and Cortex-A55.

#### 1.2.2 Memory Organization

- Internal on-chip memory
  - BootRom
    - Support system boot from the following device:
      - SPI interface
      - eMMC interface
      - > SD/MMC interface
    - ◆ Support system code download by the following interface:
      - USB OTG interface
  - Share Memory in the voltage domain of VD\_LOGIC
  - PMU SRAM in VD PMU for low power application
- External off-chip memory
  - Dynamic Memory Interface
    - ◆ Compatible with JEDEC standards LPDDR4/LPDDR4X/LPDDR5
    - Support four channels, each channel 16bits data widths
    - ◆ Support up to 2 ranks (chip selects) for each channel
    - ◆ Totally up to 32GB address space
    - ◆ Low power modes, such as power-down and self-refresh for SDRAM
  - eMMC Interface
    - ◆ Fully compliant with JEDEC eMMC 5.1 and eMMC 5.0 specification
    - ♦ Backward compliant with eMMC 4.51 and earlier versions specification.
    - ♦ Support HS400, HS200, DDR50 and legacy operating modes
    - ◆ Support three data bus width: 1bit, 4bits or 8bits
  - SD/MMC Interface
    - ◆ Compatible with SD3.0, MMC ver4.51
    - ◆ Data bus width is 4bits
  - Flexible Serial Flash Interface(FSPI)
    - ◆ Support transfer data from/to serial flash device
    - ◆ Support 1bit, 2bits or 4bits data bus width
    - ◆ Support 2 chips select

#### 1.2.3 System Component

- MCU
  - Three Cortex-M0 MCUs inside RK3588S
  - MCU in VD PMU integrate 16KB Cache and 16KB TCM
  - MCU in VD NPU integrate 16KB Cache and 64KB TCM
  - MCU in PD\_CENTER integrate 32KB TCM
  - Integrated Programmable Interrupt Controller, all IRQ lines connected to GIC for CPU also connect to MCU in VD\_PMU(PMU\_M0) and PD\_CENTER(DDR\_M0)
  - Integrated Debug Controller with JTAG interface
- CRU (clock & reset unit)
  - Support total 18 PLLs to generate all clocks
  - One oscillator with 24MHz clock input
  - Support clock gating control for individual components
  - Support global soft-reset control for whole chip, also individual soft-reset for each component
- PMU(power management unit)
  - Multiple configurable work modes to save power by different frequency or automatic clock gating control or power domain on/off control
  - Lots of wakeup sources in different mode
  - Support 10 separate voltage domains
  - Support 45 separate power domains, which can be power up/down by software

based on different application scenes

#### Timer

- Support 12 secure timers with 64bits counter and interrupt-based operation
- Support 18 non-secure timers with 64bits counter and interrupt-based operation
- Support two operation modes: free-running and user-defined count for each timer
- Support timer work state checkable

#### PWM

- Support 16 on-chip PWMs(PWM0~PWM15) with interrupt-based operation
- Programmable pre-scaled operation to bus clock and then further scaled
- Embedded 32-bit timer/counter facility
- Support capture mode
- Support continuous mode or one-shot mode
- Provides reference mode and output various duty-cycle waveform
- Optimized for IR application for PWM3, PWM7, PWM11, PWM15

#### Watchdog

- 32-bit watchdog counter
- Counter counts down from a preset value to 0 to indicate the occurrence of a timeout
- WDT can perform two types of operations when timeout occurs:
  - ◆ Generate a system reset
  - ◆ First generate an interrupt and if this is not cleared by the service routine by the time a second timeout occurs then generate a system reset
- Totally five Watchdog for CPU and MCU

#### Interrupt Controller

- Support 12 PPI interrupt source and 480 SPI interrupt sources input from different components inside RK3588S
- Support 16 software-triggered interrupts
- Input interrupt level is fixed, high-level sensitive for SPI and low-level sensitive for PPI
- Support different interrupt priority for each interrupt source, and they are always software-programmable

#### DMAC

- Micro-code programming based DMA
- Linked list DMA function is supported to complete scatter-gather transfer
- Support data transfer types including memory-to-memory, memory-to-peripherals, peripherals-to-memory
- Totally three embedded DMA controllers for peripheral system
- Each DMAC features:
  - ◆ Support 8 channels
  - ♦ 32 hardware request from peripherals
  - ♦ 2 interrupt output
  - Support TrustZone technology and programmable secure state for each DMA channel

#### Secure System

- Embedded two cipher engine
  - Support Link List Item (LLI) DMA transfer
  - ♦ Support SHA-1, SHA-256/224, SHA-512/384, MD5, SM3 with hardware padding
  - ◆ Support HMAC of SHA-1, SHA-256, SHA-512, MD5, SM3 with hardware padding
  - ◆ Support AES-128, AES-192, AES-256 encrypt & decrypt cipher
  - ◆ Support AES ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC-MAC/CMAC mode
  - Support SM4 ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC-MAC/CMAC mode
  - ◆ Support DES & TDES cipher, with ECB/CBC/OFB/CFB mode
  - Support up to 4096 bits PKA mathematical operations for RSA/ECC/SM2
  - ◆ Support generating random numbers
- Support keyladder to guarantee key secure

- Support data scrambling for all DDR types
- Support secure OTP
- Support secure debug
- Support secure DFT test
- Support secure OS
- Except CPU, the other masters in the SoC can also support security and nonsecurity mode by software-programmable
- Some slave components in SoC can only be addressed by security master and the other slave components can be addressed by security master or non-security master by software-programmable
- System SRAM(share memory), part of space is addressed only in security mode
- External DDR space can be divided into 16 parts, each part can be softwareprogrammable to be enabled by each master

#### Mailbox

- Three Mailbox in SoC to service CPU and MCU communication
- Support four mailbox elements per mailbox, each element includes one data word, one command word register and one flag bit that can represent one interrupt
- Provide 32 lock registers for software to use to indicate whether mailbox is occupied
- Decompression
  - Support for decompressing GZIP files
  - Support for decompressing LZ4 files, including the General Structure of LZ4 Frame format and the Legacy Frame format.
  - Support for decompressing data in DEFLATE format
  - Support for decompressing data in ZLIB format
  - Support Hash32 check in LZ4 decompression process
  - Support the limit size function of the decompressed data to prevent the memory from being maliciously destroyed during the decompression process

#### 1.2.4 Video CODEC

- Video Decoder
  - Real-time video decoder of MPEG-1, MPEG-2, MPEG-4, H.263, H.264, H.265, VC-1, VP9, VP8, MVC, AV1
  - MMU Embedded
  - Multi-channel decoder in parallel for less resolution
  - H.264 AVC/MVC Main10 L6.0 : 8K@30fps (7680x4320)®
     VP9 Profile0/2 L6.1 : 8K@60fps (7680x4320)
     H.265 HEVC/MVC Main10 L6.1 : 8K@60fps (7680x4320)
     AVS2 Profile0/2 L10.2.6 : 8K@60fps (7680x4320)
     AV1 Main Profile 8/10bit L5.3 : 4K@60fps (3840x2160)
     MPEG-2 up to MP : 1080p@60fps (1920x1088)
     MPEG-1 up to MP : 1080p@60fps (1920x1088)
     VC-1 up to AP level 3 : 1080p@60fps (1920x1088)
     VP8 version2 : 1080p@60fps (1920x1088)
- Video Encoder
  - Real-time H.265/H.264 video encoding
  - Support up to 8K@30fps
  - Multi-channel encoder in parallel for less resolution

#### 1.2.5 JPEG CODEC

- JPEG Encoder
  - Baseline (DCT sequential)
  - Encoder size is from 96x96 to 8192x8192(67Mpixels)
  - Up to 90 million pixels per second
  - Embedded four encoder units
- JPEG Decoder
  - Decoder size is from 48x48 to 65536x65536
  - Support YUV400/YUV411/YUV420/YUV422/YUV440/YUV444
  - Support up to 1080P@280fps, and 560 million pixels per second

- Support MJPEG
- Embedded four encoder units

#### 1.2.6 Neural Process Unit

- Neural network acceleration engine with processing performance up to 6 TOPS
- Include triple NPU core, and support triple core co-work, dual core co-work, and work independently
- Support integer 4, integer 8, integer 16, float 16, Bfloat 16 and tf32 operation
- Embedded 384KBx3 internal buffer
- Multi-task, multi-scenario in parallel
- Support deep learning frameworks: TensorFlow, Caffe, Tflite, Pytorch, Onnx NN, Android NN, etc.
- One isolated voltage domain to support DVFS

#### 1.2.7 Graphics Engine

- 3D Graphics Engine
  - ARM Mali-G610 MP4
  - High performance OpenGLES 1.1, 2.0 and 3.2, OpenCL 2.2, Vulkan1.2 etc.
  - Embedded 4 shader cores with shared hierarchical tiler
  - Provide MMU and L2 Cache with 4x 256KB size
  - The latest Valhall architecture
  - ARM Frame Buffer Compression(AFBC) 1.3
  - Support Serial Wire debug for embedded MCU
  - One isolated voltage domain to support DVFS
- 2D Graphics Engine
  - Source format: ARGB/RGB888/RGB565/YUV420/YUV422/BPP
  - Destination formats: ARGB/RGB888/RGB565/YUV420/YUV422
  - Max resolution: 8192x8192 source, 4096x4096 destination
  - Block transfer and Transparency mode
  - Color fill with gradient fill, and pattern fill
  - Alpha blending modes including global alpha, per pixel alpha (color/alpha channel separately) and fading
  - Arbitrary non-integer scaling ratio, from 1/8 to 8
  - 0, 90, 180, 270 degree rotation, x-mirror, y-mirror & rotation operation
  - ROP2, ROP3, ROP4
  - Support 4k/64k page size MMU
- Image Enhancement Processor
  - Image format
    - ♦ Input data: YUV420/YUV422, semi-planar/planar, UV swap
    - ◆ Output data: YUV420/YUV422, semi-planar, UV swap, Tile mode
    - ♦ YUV down sampling conversion from 422 to 420
    - ◆ Max resolution for dynamic image up to 1920x1080
  - De-interlace

#### 1.2.8 Video Input Interface

- MIPI Interface
  - Two MIPI DC(DPHY/CPHY) combo PHY
    - Support to use DPHY or CPHY
    - ◆ Each MIPI DPHY V2.0, 4lanes, 4.5Gbps per lane
    - ◆ Each MIPI CPHY V1.1, 3lanes, 2.5Gsps per lane
  - Two MIPI CSI DPHY
    - ◆ Each MIPI DPHY V1.2, 2lanes, 2.5Gbps per lane
    - ◆ Support to combine 2 DPHY together to one 4lanes
  - Support camera input combination:
    - ◆ 2 MIPI DCPHY + 2 MIPI CSI DPHY(2 lanes), totally support 4 cameras input
    - ◆ 2 MIPI DCPHY + 1 MIPI CSI DPHY(4 lanes), totally support 3 cameras input
- DVP interface
  - One 8/10/12/16-bit standard DVP interface, up to 150MHz input data
  - Support BT.601/BT.656 and BT.1120 VI interface
  - Support the polarity of pixel\_clk, hsync, vsync configurable

#### 1.2.9 Image Signal Processor

- Video Capture(VICAP)
  - Support BT601, BT656, BT1120
  - Support receiving six interfaces of MIPI CSI/DSI, up to four IDs for each interface
  - Support five CSI data formats: RAW8/10/12/14, YUV422
  - Support three modes of HDR: virtual channel mode, identification code mode, line counter mode
  - Support RAW data through to ISP0/1
- Maximum input
  - 48M: 8064x6048@15 dual ISP
  - 32M: 6528x4898@30 dual ISP
  - 16M: 4672x3504@30 single ISP
- 3A: include AE/Histogram, AF, AWB statistics output
- FPN: Fixed Pattern Noise removal
- BLC: Black Level Correction
- DPCC: Static/Dynamic defect pixel cluster correction
- PDAF: Phase Detection Auto Focus
- LSC: Lens shading correction
- Bayer-2DNR: Spatial Bayer-raw De-noising
- Bayer-3DNR: Temporal Bayer-raw De-noising
- CAC: Chromatic Aberration Correction
- HDR: 3-Frame Merge into High-Dynamic Range
- DRC: HDR Dynamic Range Compression, Tone mapping
- GIC: Green Imbalance Correction
- Debayer: Advanced Adaptive Demosaic with Chromatic Aberration Correction
- CCM/CSM: Color correction matrix; RGB2YUV etc
- Gamma: Gamma out correction
- Dehaze/Enhance: Automatic Dehaze and Effect enhancement
- 3DLUT: 3D-Lut Color Palette for Customer
- LDCH: Lens-distortion only in the horizontal direction
- YUV-2DNR: Spatial YUV De-noising
- Sharp: Image Sharpening and boundary filtering
- CMSK: privacy mask
- GAIN: image local gain
- Support multi-sensor reuse ISP
- FishEye Correction(FEC)
  - Input mode and data format
    - ◆ Support RASTER: YUV422SP, YUV422I, YUV420SP
  - Output mode and data format
    - ◆ RASTER: YUV422SP, YUV422I, YUV420SP
    - ◆ FBCE: YUV422SP, YUV420SP
  - Support 16x8, 32x16 two density
  - Support up to 4 times reduction factor
  - Resolution 128x128~4095x4095
  - Y Interpolation: Bicubic; C Interpolation: Biliner

#### 1.2.10 Display interface

- HDMI/eDP TX interface
  - Support two HDMI/eDP TX combo interface, but HDMI and eDP can not work at the same time for each interface
  - Support x1, x2 and x4 configuration for each interface
  - Support all the data rates for HDMI FRL: 3, 6, 8, 10 and 12Gbps
  - Support 1.62Gbps, 2.7Gbps and 5.4Gbps for eDP
  - Support up to 7680x4320@60Hz for HDMI TX, and 4K@60Hz for eDP
  - Support RGB/YUV(up to 10bit) format for HDMI TX
  - Support RGB, YCbCr 4:4:4, YCbCr 4:2:2 and 8/10 bit per component video format for eDP
  - Support DSC 1.2a for HDMI TX

- Support HDCP2.3 for HDMI TX, and HDCP1.3 for eDP
- DP TX interface
  - Support one DP TX 1.4a interface which combo with USB3.1 Gen1
  - Support 1/2/4lanes for each interface
  - Support 1.62Gbps, 2.7Gbps, 5.4Gbps and 8.1Gbps Serializer
  - Support up to 7680x4320@30Hz
  - Support RGB/YUV(up to 10bit) format
  - Support Single Stream Transport(SST)
  - Support DP Alt mode on USB Type-C
  - Support HDCP2.3, HDCP 1.3
- MIPI DSI interface
  - Support 2 MIPI DPHY 2.0 or CPHY 1.1 interface
  - Support 4 data lanes and 4.5Gbps maximum data rate per lane for DPHY
  - Support 3 data trios and 2.0Gsps maximum data rate per trio for CPHY
  - Support max resolution 4K@60Hz
  - Support dual MIPI display: left-right mode
  - Support RGB(up to 10bit) format
  - Support DSC 1.1/1.2a
- BT.1120 video output interface
  - Support up to 1920x1080@60Hz
  - Support RGB(up to 8bit) format
  - Up to 150MHz data rate

#### 1.2.11 Video Output Processor

- Video ports
  - Video Port0, max output resolution: 7680x4320@60Hz
  - Video Port1, max output resolution: 4096x4320@60Hz
  - Video Port2, max output resolution: 4096x4320@60Hz
  - Video Port3, max output resolution: 2048x1080@60Hz
- Cluster 0/1/2/3
  - Max input and output resolution 4096x4320
  - Support AFBCD
  - Support RGB/YUV/YUYV format
  - Support scale up/down ratio 4~1/4
  - Support rotation
- ESMART 0/1/2/3
  - Max input and output resolution 4096x4320
  - Support RGB/YUV/YUYV format
  - Support scale up/down ratio 8~1/8
  - Support 4 region
- Overlay
  - Support up to 8 layers overlay: 4 cluster/4 esmart
  - Support RGB/YUV domain overlay
- Post process
  - HDR
    - ♦ HDR10/HDR HLG
    - ◆ HDR2SDR/SDR2HDR
  - 3D-LUT/P2I/CSC/BCSH/DITHER/CABC/GAMMA/COLORBAR
- Write back
  - Format: ARGB8888/RGB888/RGB565/YUV420
  - Max resolution: 1920x1080

#### 1.2.12 Audio Interface

- I2S0/I2S1 with 8 channels
  - Up to 8 channels TX and 8 channels RX path
  - Audio resolution from 16bits to 32bits
  - Sample rate up to 192KHz
  - Provides master and slave work mode, software configurable

- Support 3 I2S formats (normal, left-justified, right-justified)
- Support 4 PCM formats (early, late1, late2, late3)
- Support TDM normal, 1/2 cycle left shift, 1 cycle left shift, 2 cycle left shift, right shift mode serial audio data transfer
- I2S, PCM and TDM mode cannot be used at the same time
- I2S2/I2S3 with 2 channels
  - Up to 2 channels for TX and 2 channels RX path
  - Audio resolution from 16bits to 32bits
  - Sample rate up to 192KHz
  - Provides master and slave work mode, software configurable
  - Support 3 I2S formats (normal, left-justified, right-justified)
  - Support 4 PCM formats (early, late1, late2, late3)
  - I2S and PCM cannot be used at the same time
- SPDIF0/SPDIF1
  - Support two 16-bit audio data store together in one 32-bit wide location
  - Support biphase format stereo audio data output
  - Support 16 to 31 bit audio data left or right justified in 32-bit wide sample data buffer
  - Support 16, 20, 24 bits audio data transfer in linear PCM mode
  - Support non-linear PCM transfer
- PDM0/PDM1
  - Up to 8 channels
  - Audio resolution from 16bits to 24bits
  - Sample rate up to 192KHz
  - Support PDM master receive mode
- Digital Audio Codec
  - Support 2 channels digital DAC
  - Support I2S/PCM interface, master and slave mode
  - Support 16 bit sample resolution
  - Support three modes of mixing for every digital DAC channel
  - Support volume control
- VAD(Voice Activity Detection)
  - Support read voice data from I2S/PDM
  - Support voice amplitude detection
  - Support Multi-Mic array data storing
  - Support a level combined interrupt

#### 1.2.13 Connectivity

- SDIO interface
  - Compatible with SDIO3.0 protocol
  - 4-bit data bus widths
- GMAC 10/100/1000M Ethernet controller
  - Support one Ethernet controllers
  - Support 10/100/1000-Mbps data transfer rates with the RGMII interfaces
  - Support 10/100-Mbps data transfer rates with the RMII interfaces
  - Support both full-duplex and half-duplex operation
- USB3.1 Gen1
  - Support USB3.1 Gen1,equal to USB3.2 Gen1 and USB3.0,up to 5Gbps datarate
  - Embedded 1 USB3.1 OTG interfaces which combo with DP TX (USB3OTG 0)
  - Embedded 1 USB3.1 Host interface which combo with Combo PIPE PHY2 (USB3OTG 2)
  - Compatible Specification
    - ◆ Universal Serial Bus 3.0 Specification, Revision 1.0
    - ◆ Universal Serial Bus Specification, Revision 2.0 (exclude USB3OTG\_2)
    - ◆ eXtensible Host Controller Interface for Universal Serial Bus (xHCI), Revision 1 1
  - Support Control/Bulk (including stream)/Interrupt/Isochronous Transfer

- Simultaneous IN and OUT transfer for USB3.1 Gen1
- Descriptor caching and data pre-fetching used to improve system performance in high-latency systems
- LPM protocol in USB 2.0 (exclude USB3OTG\_2) and U0, U1, U2, and U3 states for USB3.1 Gen1
- USB3.1 Gen1 Device Features
  - ◆ Up to 10 IN endpoints, including control endpoint 0
  - Up to 6 OUT endpoints, including control endpoint 0
  - ◆ Up to 16 endpoint transfer resources, each one for each endpoint
  - Flexible endpoint configuration for multiple applications/USB set-configuration modes
  - Hardware handles ERDY and burst
  - Stream-based bulk endpoints with controller automatically initiating data movement
  - ◆ Isochronous endpoints with isochronous data in data buffers
  - ◆ Flexible Descriptor with rich set of features to support buffer interrupt moderation, multiple transfers, isochronous, control, and scattered buffering support
- USB3.1 Gen1 xHCI Host Features
  - Support up to 64 devices
  - ◆ Support 1 interrupter
  - ◆ Support 1 USB2.0 port (exclude USB3OTG 2) and 1 Super-Speed port
  - Support standard or open-source xHCI and class driver
- USB3.1 Gen1 Dual-Role Device (DRD) Features
  - ◆ Static Device Operation
  - ◆ Static Host Operation
  - ◆ USB3.1/USB2.0 OTG A device and B device basing on ID, USB3OTG\_2 only support USB3.1 Gen1
  - ♦ Not Support USB3.1/USB2.0 OTG session request protocol (SRP), host negotiation protocol (HNP) and Role Swap Protocol (RSP)
- Miscellaneous Features
  - ◆ USB2.0 PHY support Battery Charge detection
  - ◆ USB3OTG\_0 support USB Type-C and DP Alt Mode
  - ◆ USB30TG 2 PHY combos with PCIE and SATA
- USB 2.0 Host
  - Compatible with USB 2.0 specification
  - Support two USB 2.0 Host
  - Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed(1.5Mbps) mode
  - Support Enhanced Host Controller Interface Specification (EHCI), Revision 1.0
  - Support Open Host Controller Interface Specification (OHCI), Revision 1.0a
- Combo PIPE PHY Interface
  - Support two Combo PIPE PHYs with PCIe2.1/SATA3.0/USB3.1 controller
  - Combo PIPE PHY0 support one of the following interfaces
    - ◆ SATA
    - ♦ PCIe2.1
  - Combo PIPE PHY2 support one of the following interfaces
    - ◆ SATA
    - ◆ PCIe2.1
    - ◆ USB3.1 Gen1
  - PCIe2.1 Interface
    - ◆ Compatible with PCI Express Base Specification Revision 2.1
    - ◆ Support 1 lane for each PCIe2.1 interface
    - ♦ Support Root Complex(RC) only
    - ◆ Support 5Gbps data rate
  - SATA Interface
    - ◆ Compatible with Serial ATA 3.1 and AHCI revision 1.3.1
    - Support eSATA

- ◆ Support 1 port for each SATA interface
- Support 6Gbps data rate
- SPI interface
  - Support 5 SPI Controllers(SPI0-SPI4)
  - Support two chip-select output
  - Support serial-master and serial-slave mode, software-configurable
- I2C Master controller
  - Support 9 I2C Master(I2C0-I2C8)
  - Support 7bits and 10bits address mode
  - Software programmable clock frequency
  - Data on the I2C-bus can be transferred at rates of up to 100k bits/s in the Standard-mode, up to 400k bits/s in the Fast-mode
- UART interface
  - Support 10 UART interfaces(UART0-UART9)
  - Embedded two 64-byte FIFO for TX and RX operation respectively
  - Support 5bit, 6bit, 7bit, 8bit serial data transmit or receive
  - Standard asynchronous communication bits such as start, stop and parity
  - Support different input clock for UART operation to get up to 4Mbps baud rate
  - Support auto flow control mode for all UART
- CAN Bus
  - Support 3 CAN buses
  - Support CAN 2.0B protocol
  - Support transmit or receive CAN standard frame
  - Support transmit or receive CAN extended frame
  - Support transmit or receive data frame, remote frame, overload frame, error frame and frame interval

#### 1.2.14 Others

- Multiple group of GPIO
  - All of GPIOs can be used to generate interrupt
  - Support level trigger and edge trigger interrupt
  - Support configurable polarity of level trigger interrupt
  - Support configurable rising edge, falling edge and both edge trigger interrupt
  - Support configurable pull direction(a weak pull-up and a weak pull-down)
  - Support configurable drive strength
- Temperature Sensor (TS-ADC)
  - Support User-Defined Mode and Automatic Mode
  - In User-Defined Mode, start\_of\_conversion can be controlled completely by software, and also can be generated by hardware.
  - In Automatic Mode, the temperature of alarm(high/low temperature) interrupt can be configurable
  - In Automatic Mode, the temperature of system reset can be configurable
  - Support to 7 channel TS-ADC, the temperature criteria of each channel can be configurable
  - -40~125°C temperature range and 1°C temperature resolution
- Successive approximation ADC (SARADC)
  - 12-bit resolution
  - Up to 1MS/s sampling rate
  - 6 single-ended input channels
- OTP
  - Support 32Kbit space and higher 4k address space is non-secure part.
  - Support read and program word mask in secure model
  - Support maximum 32 bit OTP program operation
  - Support maximum 16 word OTP read operation
  - Program and Read state can be read
  - Program fail address record
- Package Type
  - FCCSP1253L (body: 17mm x 17mm; ball size: 0.26mm; ball pitch: 0.4mm)

## 1.3 Block Diagram

The following diagram shows the basic block diagram.




Fig.1-1 Block Diagram

## **Chapter 2 Package Information**

#### 2.1 Order Information

Orderable Device	RoHS status	Package	Package Q'ty	Device Feature
RK3588S	RoHS	FCCSP1253L	900pcs by tray	Application processor
RK3588S-D	RoHS	FCCSP1253L	900pcs by tray	Application processor with Dolby Audio™

## 2.2 Top Marking




Fig.2-1 Package definition




Fig.2-2 Package definition

## 2.3 Package Dimension




Fig.2-3 Package Top View




Fig.2-4 Package Bottom View




Fig.2-4 Package Side View

	Dim	ensior	n in	Dimension in		
Symbol		mm			inch	
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.163	1.240	1.317	0.046	0.049	0.052
A1	0.120	0.170	0.220	0.005	0.007	0.009
A2	1.012	1.070	1.128	0.040	0.042	0.044
A3	0.570	0.600	0.630	0.022	0.024	0.025
С	0.420	0.470	0.520	0.017	0.019	0.020
D	16.900	17.000	17.100	0.665	0.669	0.673
E	16.900	17.000	17.100	0.665	0.669	0.673
D1		16.400			0.646	
E1		16.400			0.646	
е		0.400			0.016	
b	0.210	0.260	0.310	0.008	0.010	0.012
aaa		0.100			0.004	
ccc		0.150		0.006		
ddd		0.130		0.005		
eee		0.150		0.006		
fff		0.050			0.002	
MD/ME			42/	42		

Fig.2-5 Package Dimension

## 2.4 Pin Number List

Table 2-1 Pin Number Order Information

Pin Name	Pin	Pin Name	Pin
VSS_1		AVSS_98	AY9
VSS 2	A1 A2	DDR_CH0_DQS0N_B	B1
DDR CH1 DQS1P C		DDR CHO DQSON B	
DDR_CH1_DQSIP_C  DDR_CH1_DQSIP_C	A3 A4	VSS 4	B2 B3
DDR_CH1_ZQ_C	A5	VSS_5	B5
DDR_CH1_VCK1N_C	A6	DDR_CH1_WCK1P_C	B6
DDR CH1 A3 C	A6 A7	DDR_CH1_WCKIP_C	
			B7
DDR_CH1_DQS0P_C DDR_CH1_A4_C	A9	VSS_6	B8
	A10	DDR_CH1_DQS0N_C	B9
DDR_CH1_DQ10_C	A12	VSS_7	B10
DDR_CH1_LP4/4X_CKE1/LP5_CS1_C	A13	VSS_8	B11
DDR_CH1_A5_C	A15	DDR_CH1_DQ9_C	B12
DDR_CH1_DQ14_C	A16	DDR_CH1_RESET_C	B13
DDR_CH1_LP4/4X_CKE0/LP5_CS0_C	A18	VSS_9	B14
DDR_CH1_LP4/4X_CS1_C	A19	DDR_CH1_LP4/4X_CS0_C	B15
DDR_CH1_DQ2_C	A20	DDR_CH1_DQ15_C	B16
DDR_CH1_A1_C	A21	VSS_10	B17
DDR_CH1_LP4/4X_CS1_D	A23	DDR_CH1_A0_C	B18
DDR_CH1_DQ0_D	A24	VSS_11	B19
DDR_CH1_A0_D	A26	DDR_CH1_DQ0_C	B20
DDR_CH1_A1_D	A27	VSS_12	B21
DDR_CH1_DQ3_D	A28	DDR_CH1_A2_C	B22
DDR_CH1_A2_D	A30	VSS_13	B23
DDR_CH1_LP4/4X_CKE1/LP5_CS1_D	A31	DDR_CH1_DQ2_D	B24
DDR_CH1_DQ15_D	A32	DDR_CH1_RESET_D	B25
DDR_CH1_A6_D	A33	VSS_14	B26
DDR_CH1_LP4/4X_CKE0/LP5_CS0_D	A35	VSS_15	B27
DDR_CH1_A3_D	A36	DDR_CH1_DQ5_D	B28
DDR_CH1_WCK1P_D	A37	VSS_16	B29
DDR_CH1_A5_D	A38	DDR_CH1_LP4/4X_CS0_D	B30
DDR_CH1_WCK0N_D	A39	VSS_17	B31
DDR_CH1_ZQ_D	A40	DDR_CH1_DQ12_D	B32
DDR_CH1_DQS0N_D	A41	DDR_CH1_A4_D	B33
VSS_3	A42	VSS_18	B34
DDR_CH0_CKB_A	AA1	VSS_19	B35
DDR_CH0_CK_A	AA2	VSS_20	B36
VSS_296	AA3	DDR_CH1_WCK1N_D	B37
DDR_CH0_DQ1_B	AA5	VSS_21	B38
VSS_297	AA6	DDR_CH1_WCK0P_D	B39
VSS 298	AA7	VSS 22	B40
VSS_299	AA8	DDR_CH1_DQS0P_D	B41
VSS 300	AA9	VSS 23	B42
VSS_301	AA10	HDMI_TX0_SBDP/EDP_TX0_AUXP	BA1
VSS_302	AA11	HDMI_TX0_D3P/EDP_TX0_D3P	BA2
VSS 303	AA12	AVSS_116	BA3
DDR_CH0_PLL_AVSS	AA14	HDMI_TX0_D0N/EDP_TX0_D0N	BA4
VSS 304	AA19	HDMI_TX0_D1P/EDP_TX0_D1P	BA5
VSS_305	AA22	AVSS 117	BA6
VSS_306	AA23	HDMI_TX0_D2N/EDP_TX0_D2N	BA7
PLL AVSS	AA26	TYPECO_SBU1/DPO_AUXP	BA8
VDD CPU LIT MEM 1	AA28	AVSS_118	BA9
VDD CPU LIT MEM 2	AA29	TYPECO_SSRX1N/DPO_TX0N	BA10
VDD_CPU_LIT_MEM_3	AA30	TYPECO_SSTX1N/DPO_TX1N	BA11
VSS 307	AA31	AVSS 119	BA12
VSS_308	AA37	TYPECO_SSRX2N/DPO_TX2N	BA13
VSS_309	AA38	TYPECO_SSTX2N/DPO_TX2N	BA14
VSS_310	AA39	AVSS_120	BA15
VSS 311	AA39 AA40	MIPI_DPHY1_TX_D0N/MIPI_CPHY1_TX_TRIO0_A	BA15
EMMC_D2/FSPI_D2_M0/GPIO2_D2_u	AA40 AA41	MIPI_DPHY1_TX_DUN/MIPI_CPHY1_TX_TRIOU_A  MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A	BA17
EMMC_D2/FSPI_D2_M0/GPIO2_D2_U  EMMC_D3/FSPI_D3_M0/GPIO2_D3_u	AA41 AA42	AVSS_121	BA17 BA18
VSS 312	AB2	MIPI_DPHY1_TX_CLKN/MIPI_CPHY1_TX_TRIO1_B	BA18 BA19
DDR CH0 DQ3 A			
	AB3	MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO2_B	BA20
DDR_CH0_DQ1_A	AB4	AVSS_122	BA21
DDR_CH0_DQ4_A	AB5	MIPI_DPHY1_TX_D3N/MIPI_CPHY1_TX_TRIO2_C	BA22
VSS_313	AB6	MIPI_DPHY1_RX_D0P/MIPI_CPHY1_RX_TRIO0_B	BA23
VSS_314	AB9	AVSS_123	BA24
VSS_315	AB10	MIPI_DPHY1_RX_D1N/MIPI_CPHY1_RX_TRIO0_C	BA25
VSS_316	AB11	MIPI_DPHY1_RX_CLKP/MIPI_CPHY1_RX_TRIO1_C	BA26
VSS_317	AB12	AVSS_124	BA27
DDR_CHO_PLL_DVDD	AB14	MIPI_DPHY1_RX_D2N/MIPI_CPHY1_RX_TRIO2_A	BA28
VSS_318	AB19	MIPI_DPHY1_RX_D3P/NO_USE	BA29
VSS_319	AB20	AVSS_125	BA30
VSS_320	AB21	MIPI_DPHY0_TX_D0N/MIPI_CPHY0_TX_TRIO0_A	BA31
VSS_321	AB22	MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A	BA32
VSS_322	AB23	AVSS_126	BA33
VSS_323	AB24	MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B	BA34
PLL_AVDD1V8	AB25	MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B	BA35
VDD_CPU_LIT_1	AB31	AVSS_127	BA36
VSS_324	AB32	MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C	BA37
VSS_325	AB33	MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B	BA38
VSS_326	AB34	MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A	BA40
EMMCIO_1V8_1	AB35	MIPI_DPHY0_RX_CLKN/MIPI_CPHY0_RX_TRIO1_B	BA41

Pin Nume	- AND SOUS BUILDS NEEL			
SSS_288	Pin Name	Pin	Pin Name	Pin
ASS 319				
ASS 30				
See State				
EMPIC CALCULATION OF THE CASE AND ASSESSMENT OF TWO CASE AND ASSESSMENT O				
EMMC_DATECL_SC_MINUMATE_EX_MZCEPTOZ_DAL_U				
DOIS CHOL JA A			TVDECO CRUZ/DDO AUVNI	
DOR. CHO. AL. A				
NSS 332				
NSS 331				
SSS 334				
SECTION   ACCES   MIPL DHIVIT X TO INVINITE CHIVE TX TRICO C   BB17 VSS 336				
MOD OPEN				
MSS 337				BB19
NSS 338	VSS_336	AC17		BB20
VSS 340	VSS_337	AC18	MIPI_DPHY1_TX_D3P/NO_USE	BB22
VSS 340				
VSS. 341				
SES 342				
VDD CPU_LIT 3				
VDD CPU_LIT 3				
VDD CPU_LIT_5				
NDD_CPU_LIT_6				
VOCCIOS 1				
VCCIOS   2				
VCCIO 2				
EMMICIO 118 2				
SPILE CSI MY/IZCI SCI MI/UARTO RX MI/GPICO BD 2				
SDMIC DETI/GPIDO AL U				
SADE CHUT_ORG/T-SADE_SHUT/GPIOQ_AI_2				
A2 d				
AC41		AC40	· ·	C4
DDR. CHO. LPM/AX. CKE1/LPS. CS1. A   AD1   VSS. 26   C7   VSS. 344   AD2   DDR. CHI. WCK0P. C   C8   VSS. 346   AD3   VSS. 27   C9   VSS. 346   AD3   VSS. 27   C9   VSS. 346   AD5   DDR. CHI. DQ11. C   C10   VSS. 347   AD6   VSS. 28   C11   VSS. 348   AD6   VSS. 28   C11   VSS. 348   AD9   DDR. CHI. DQ12. C   C13   VSS. 349   AD9   DDR. CHI. DQ12. C   C13   VSS. 359   AD10   VSS. 350   C14   VSS. 351   AD11   VSS. 31   C15   VSS. 351   AD11   VSS. 31   C15   VSS. 352   AD12   DDR. CHI. DQ5. C   C16   VSS. 353   AD13   DDR. CHI. DQ5. C   C16   VSS. 353   AD13   DDR. CHI. DQ5. C   C16   VSS. 353   AD13   DDR. CHI. DQ5. C   C16   VSS. 355   AD14   DDR. CHI. DQ5. C   C16   VSS. 355   AD15   DDR. CHI. DQ5. C   C16   VSS. 355   AD15   DDR. CHI. DQ5. C   C17   VSS. 355   AD16   DDR. CHI. DQ5. C   C17   VSS. 355   AD17   DDR. CHI. DQ5. C   C18   VSS. 355   C19   VSS. 355   AD20   DDR. CHI. CK. C   C21   VSS. 355   AD20   DDR. CHI. CK. C   C21   VSS. 356   AD20   DDR. CHI. CK. C   C22   VSS. 358   AD23   DDR. CHI. CK. C   C22   VSS. 358   AD23   DDR. CHI. CK. D   C23   VSS. 359   AD23   DDR. CHI. DQ5. D   C24   VSS. 360   AD24   VSS. 36   C24   VSS. 360   AD25   DDR. CHI. DQ5. D   C25   VDD. CPU. LT. 8   AD25   DDR. CHI. DQ5. D   C25   VDD. CPU. LT. 8   AD25   DDR. CHI. DQ5. D   C26   C26   VDD. CPU. LT. 8   AD25   DDR. CHI. DQ5. D   C29   C26   C	_A2_d	AC40		C4
VSS 345	VSS_343	AC41		C6
VSS 345				
SSS 346				
VSS 348				
USS 348         AD8         VSS 29         C12           VSS 349         AD9         DDR CHI DQ12 C         C13           VSS 350         AD10         VSS 30         C14           VSS 351         AD11         VSS 31         C15           VSS 352         AD12         DDR CHI DQ5 C         C16           VSS 353         AD13         DDR CHI DQ4 C         C17           VSS 354         AD14         VSS 32         C18           VDD VDERC 7         AD15         VSS 333         C19           VSS 355         AD19         VSS 33         C19           VSS 355         AD19         VSS 33         C19           VSS 357         AD22         VSS 35         C22           VSS 357         AD22         VSS 35         C22           VSS 359         AD23         DDR CHI CK C         C21           VSS 359         AD24         VSS 36         C24           VSS 350         AD24         VSS 36         C24           VSS 350         AD24         VSS 36         C24           VSS 350         AD24         VSS 36         C22           VSS 360         AD25         DDR CHI CK C         C21				
VSS 349				
VSS 350				
USS         351         AD11         USS         31         C15           VSS         352         AD12         DDR CHL DQ5 C         C16           VSS         353         AD13         DDR CHL DQ4 C         C17           VSS         354         AD14         VSS         22         C18           VDD VDENC         7         AD15         VSS         33         C19           VSS         355         AD19         VSS         34         C20           VSS         336         AD20         DDR CHL CK C         C21           VSS         336         AD20         DDR CHL CK C         C21           VSS         337         AD22         VSS         35         C22           VSS         338         AD23         DDR CHL CK C         C21         VSS         35         C22           VSS         339         AD24         VSS         36         C42         C22           VSS         350         AD26         VSS         37         C26         C24           VDD CPU LIT 7         AD26         VSS         37         C26         C25         VDD CPU LIT 8         C26         C27         CLX3XXIIIVCLXSXX IN				
VSS 352				
VSS 353				
VSS 354				
VDD VDENC 7				
VSS 356         AD20         DDR CH1 CK C         C21           VSS 357         AD22         VSS 35         C22           VSS 358         AD23         DDR CH1 CK D         C23           VSS 359         AD24         VSS 36         C24           VSS 360         C25         VDD CPU LIT 7         AD26         VSS 37         C26           VDD CPU LIT 8         AD27         DDR CH1 DQ6 D         C27           CLX32K IN/CLK32K OUTO/GPIO0 B2 U         AD38         VSS 38         C28           EMMC SETEZ/GPIO0 A3 d         AD39 DDR CH1 DQ7 D         C29           EMMC RSTN/I2C2 SCL M2/JUARTS RTSN M1/GPIO2 A3 d         AD40 VSS 39         C30           EMMC D6/FSP1 CSON M0/GPIO2 D6 u         AD41 DDR CH1 DQ14 D         C32           EMMC D5/12C1 SDA M3/JUARTS TX M2/GPIO2 D5 u         AD42 DDR CH1 DQ14 D         C33           DDR CH0 DM0 A         AE1 DDR CH1 DQ13 D         C34           DDR CH0 DQ6 A         AE2 VSS 40         C35           DDR CH0 DQ6 A         AE2 VSS 40         C35           DDR CH0 DQ5 A         AE5 DDR CH1 DQ5IN D         C36           VSS 361         AE6 VSS 41         C37           VSS 362         AE7 VSS 42         C39           VSS 365         AE10 DD				
VSS 357         AD22         VSS 35         C22           VSS 358         AD23         DDR CH1 CK D         C23           VSS 359         AD24         VSS 36         C24           VSS 360         AD25         DDR CH1 DQ1 D         C25           VDD CPU LIT 7         AD26         VSS 37         C26           VDD CPU LIT 8         AD27         DDR CH1 DQ6 D         C27           CL32K INZICK3ZK OUT0/GPIO0 B2 U         AD38         VSS 38         C28           PMIC SLEEPZ/GPIO0 A3 d         AD39         DDR CH1 DQ7 D         C29           EMMC RSTN/I2C2 SCL M2/UART5 RTSN M1/GPIO2 A3 d         AD40         VSS 39         C30           EMMC DS/I2C1 SDA M3/UART5 TX M2/GPIO2 D5 u         AD41         DDR CH1 DQ14 D         C32           EMMC DS/I2C1 SDA M3/UART5 TX M2/GPIO2 D5 u         AD42         DDR CH1 DQ14 D         C32           EMMC DO D06 A         AE1         DDR CH1 DQ13 D         C34           DDR CH0 DQ6 A         AE2         VSS 40         C35           DDR CH0 DQ5 A         AE5         DDR CH1 DQ13 D         C36           VSS 361         AE6         VSS 41         C37           VSS 363         AE8         AVS5 1         C41           VSS 364	VSS_355	AD19	VSS_34	C20
VSS 358         AD23         DDR CHI_CK_D         C23           VSS 359         AD24         VSS 36         C24           VSS 360         AD25         DDR CHI_DQI_D         C25           VDD CPU_LIT_7         AD26         VSS 37         C26           VDD CPU_LIT_8         AD27         DDR CHI_DQ6_D         C27           CLX32K_IN/CLX32K_OUTO/GPIO0_B2_u         AD38         VSS 38         C28           PMIC_SLEEP2/GPIO0_A3_d         AD39         DDR CHI_DQ7_D         C29           EMMC_RSTIN/IZC2_SCL_M2/UARTS_RTSN_MI/GPIO2_A3_d         AD40         VSS 39         C30           EMMC_DG/FSPI_CSON_MO/CPIO2_DG_u         AD41_DR_CHI_DQ14_D         C32           EMMC_DS/IZCI_SDA_M3/UARTS_TX_M2/GPIO2_DS_u         AD41_DR_CHI_DQ14_D         C33           DDR_CHO_DMO_A         AE1_DR_CHI_DQ13_D         C34           DDR_CHO_DQ6_A         AE2_VSS_40         C35           DDR_CHO_DQ5_A         AE5_DR_CHI_DQ13_D         C36           VSS_361         AE6_VSS_41         C37           VSS_362         AE7_VSS_42         C39           VSS_363         AE8_ASS_1         C41           VSS_364         AE9_PCIE20_2_RXN/SATA30_2_RXN/USB30_SSRXN         C42           VSS_366         AE11_VSS_43	VSS_356	AD20	DDR_CH1_CK_C	C21
VSS 359         AD24         VSS 36         C24           VSS 360         AD25         DDR CH1 DQ1 D         C25           VDD CPU LIT 7         AD26         VSS 37         C26           VDD CPU LIT 8         AD27         DDR CH1 DQ6 D         C27           CLK3ZK IN/CLK32K OUT0/GPIO0 B2 U         AD38         VSS 38         C28           PMIC SLEEPZ/GPIO0 A3 d         AD39         DDR CH1 DQ7 D         C29           EMMC RSTNIZCZ SCL MZ/UARTS RTSM M1/GPIO2 A3 d         AD40         VSS 39         C30           EMMC D6/FSPI CSON M0/GPIO2 D6 U         AD41         DDR CH1 DQ1 D         C32           EMMC D5/I2CL SDA M3/UART5 TX M2/GPIO2 D5 U         AD42         DDR CH1 DQ1 D         C33           DDR CH0 DM0 A         AE1         DDR CH1 DQ13 D         C34           DDR CH0 DQ5 A         AE2         VSS 40         C35           DDR CH0 DQ5 A         AE5         DDR CH1 DQ1N D         C36           VSS 361         AE6         VSS 41         C37           VSS 363         AE8         AS5 1         C37           VSS 364         AE9         PCIE20 2 RXN/SATA30 2 RXN/USB30 SSRXN         C41           VSS 365         AE10         DDR CH0 A3 B         D3	VSS_357	AD22	VSS_35	C22
VSS 360         AD25         DDR CH1 DQ1 D         C25           VDD CPU LIT 7         AD26         VSS 37         C26           VDD CPU LIT 8         AD27         DDR CH1 DQ6 D         C27           CLK32K IN/CLK32K OUTO/GPIO0 B2 U         AD38         VSS 38         C28           PMIC SLEEPZ/GPIO0 A3 d         AD39 DDR CH1 DQ7 D         C29           EMMC RSTIN/IZC2 SCL M2/UART5 RTSN M1/GPIO2 A3 d         AD40 VSS 39         C30           EMMC D6/FSPI CSON M0/GPIO2 D6 U         AD41 DDR CH1 DQ14 D         C32           EMMC D5/IZC1 SDA M3/UART5 TX M2/GPIO2 D5 U         AD41 DDR CH1 DQ13 D         C33           DDR CH0 DM0 A         AE1 DDR CH1 DQ13 D         C34           DDR CH0 DQ6 A         AE2 VSS 40         C35           DDR CH0 DQ6 A         AE5 DDR CH1 DQ51N D         C36           VSS 361         AE6 VSS 41         C37           VSS 362         AE7 VSS 42         C39           VSS 363         AE8 AVSS 1         C41           VSS 366         AE10 DDR CH0 A3 B         D2           VSS 366         AE10 DDR CH0 A3 B         D2           VSS 369         AE11 VSS 44         D4           VSS 370         AE12 VSS 46         D10           VSS 371         AE10 DDR CH1		AD23		
VDD CPU_LIT 7         AD26         VSS_ 37         C26           VDD CPU_LIT 8         AD27         DDR_CH1_DQ6_D         C27           CLK32K_IN/CLK32K_OUTO/GP100_B2_U         AD38         VSS_38         C28           PMIC_SLEEP2/GP100_A3_d         AD39         DDR_CH1_DQ7_D         C29           EMMC_RSTNI/2C2_SCL_ENZ/UARTS_RTSN_M1/GP102_A3_d         AD40_VSS_39         C30           EMMC_D6/FSPI_CSON_M0/GP102_D6_U         AD41_DDR_CH1_DQ14_D         C32           EMMC_D5/IZC1_SDA_M3/UARTS_TX_M2/GP102_D5_U         AD42_DDR_CH1_DQ14_D         C32           EMMC_D6/IZC1_SDA_M3/UARTS_TX_M2/GP102_D5_U         AD42_DDR_CH1_DQ13_D         C34           DDR_CH0_DM0_A         AE1_DR_CH1_DQ13_D         C34           DDR_CH0_DM0_A         AE2_VSS_40         C35           DDR_CH0_DQ5_A         AE5_DDR_CH1_DQS1N_D         C36           VSS_361         AE6_VSS_41         C37           VSS_362         AE7_VSS_42         C39           VSS_363         AE8_AVSS_1         C41           VSS_366         AE10_DDR_CH0_A3_B         D2           VSS_366         AE10_DDR_CH0_A3_B         D2           VSS_369         AE10_DDR_CH1_WCKON_C         D8           VSS_379         AE14_DDR_CH1_WCKON_C         D8      <				
VDD CPU LIT 8				
CLK32K IN/CLK32K OUTO/CPIO0 B2 u				
PMIC_SLEEP2/OPIO0_A3_d				
EMMC RSTN/IZC2 SCL M2/UARTS RTSN M1/GPIO2 A3 d         AD40         VSS 39         C30           EMMC D6/FSPI CSON M0/GPIO2 D6 u         AD41         DDR CH1 DQ14 D         C32           EMMC D5/IZC1 SDA M3/UARTS TX M2/GPIO2 D5 u         AD42         DDR CH1 DM1 D         C33           DDR CH0 DM0 A         AE1         DDR CH1 DQ13 D         C34           DDR CH0 DQ6 A         AE2         VSS 40         C35           DDR CH0 DQ5 A         AE5         DDR CH1 DQS1N D         C36           VSS 361         AE6         VSS 41         C37           VSS 362         AE7         VSS 42         C39           VSS 363         AE8         AVSS 1         C41           VSS 365         AE10         DDR CH0 A3 B         D2           VSS 366         AE11         VSS 43         D3           VSS 368         AE11         VSS 44         D4           VSS 369         AE14         DR CH0 A3 B         D2           VSS 370         AE12         VSS 44         D4           VSS 371         AE14         DR CH1 WCK0N C         D8           VSS 372         AE15         DDR CH1 DQ8 C         D10           VSS 373         AE26         VSS 46         D11     <				
EMMC_D6/FSPI_CSON_M0/GPIO2_D6_u         AD41         DDR_CH1_DQ14_D         C32           EMMC_D5/I2C1_SDA_M3/UART5_TX_M2/GPIO2_D5_u         AD42         DDR_CH1_DM1_D         C33           DDR_CH0_DMO_A         AE1         DDR_CH1_DQ13_D         C34           DDR_CH0_DQ6_A         AE2         VSS_40         C35           DDR_CH0_DQ5_A         AE5         DDR_CH1_DQS1N_D         C36           VSS_361         AE6         VSS_41         C37           VSS_362         AE7         VSS_42         C39           VSS_363         AE8         AVS_1         C41           VSS_364         AE9         PCIE20_2_RXN/SATA30_2_RXN/USB30_SSRXN         C42           VSS_365         AE10         DDR_CH0_A3_B         D2           VSS_366         AE11         VSS_43         D3           VSS_367         AE11         VSS_43         D3           VSS_368         AE11         VSS_44         D4           VSS_369         AE14         DR_CH1_WCKON_C         D8           VSS_370         AE14         DR_CH1_DQ8_C         D10           VSS_371         AE15         DR_CH1_DQ8_C         D10           VSS_373         AE20         VSS_48         D15				
EMMC D5/I2C1 SDA M3/UART5 TX M2/GPI02 D5 u         AD42         DDR CH1 DM1 D         C33           DDR CH0 DM0 A         AE1         DDR CH1 DQ13 D         C34           DDR CH0 DQ6 A         AE2         VSS 40         C35           DDR CH0 DQ5 A         AE5         DDR CH1 DQ51N D         C36           VSS 361         AE6         VSS 41         C37           VSS 362         AE7         VSS 42         C39           VSS 363         AE8         AVSS 1         C41           VSS 364         AE9         PCIE20 2 RXN/SATA30 2 RXN/USB30 SSRXN         C42           VSS 365         AE10         DDR CH0 A3 B         D2           VSS 366         AE11         VSS 44         D4           VSS 368         AE12         VSS 44         D4           VSS 368         AE13         VSS 44         D4           VSS 369         AE14         DR CH1 WCKON C         D8           VSS 370         AE15         DDR CH1 WCKON C         D8           VSS 371         AE16         VSS 46         D10           VSS 372         AE19         DDR CH1 DM1 C         D13           VSS 373         AE20         VSS 47         D14           VSS 375 <td></td> <td></td> <td></td> <td></td>				
DDR CH0 DM0 A				
DDR CH0 DQ6 A				
DDR CH0 DQ5 A         AE5         DDR CH1 DQS1N D         C36           VSS 361         AE6         VSS 41         C37           VSS 362         AE7         VSS 42         C39           VSS 363         AE8         AVSS 1         C41           VSS 364         AE9         PCIE20 2 RXN/SATA30 2 RXN/USB30 SSRXN         C42           VSS 365         AE10         DDR CH0 A3 B         D2           VSS 366         AE11         VSS 44         D4           VSS 368         AE13         VSS 44         D4           VSS 370         AE14         DDR CH1 WCKON C         D8           VSS 371         AE16         VSS 46         D10           VSS 372         AE19         DDR CH1 DQ8 C         D10           VSS 373         AE19         DDR CH1 DM1 C         D13           VSS 373         AE20         VSS 48         D15           VSS 374         AE22         VSS 48         D15           VSS 375         AE23         DDR CH1 DQ7 C         D16           VSS 376         AE24         DDR CH1 DQ6 C         D17           VSS 377         AE24         DDR CH1 DQ6 C         D18           VSS 378         AE26         VS				
VSS 361         AE6         VSS 41         C37           VSS 362         AE7         VSS 42         C39           VSS 363         AE8         AVSS 1         C41           VSS 364         AE9         PCIE20_2 RXN/SATA30_2 RXN/USB30 SSRXN         C42           VSS 365         AE10         DDR CH0_A3_B         D2           VSS 366         AE11         VSS_43         D3           VSS 367         AE12         VSS_44         D4           VSS_368         AE13         VSS_45         D7           VSS 369         AE14         DDR CH1_WCKON_C         D8           VSS_370         AE15         DDR CH1_DQ8_C         D10           VSS_371         AE16         VSS_46         D11           VSS_372         AE19         DDR CH1_DM1_C         D13           VSS_373         AE20         VSS_47         D14           VSS_374         AE22         VSS_48         D15           VSS_375         AE23         DDR_CH1_DQ7_C         D16           VSS_376         AE24         DDR_CH1_DQ6_C         D17           VSS_377         AE25         VSS_49         D18           VSS_378         AE26         VSS_50				
VSS 362         AE7         VSS 42         C39           VSS 363         AE8         AVSS 1         C41           VSS 364         AE9         PCIE20 2 RXN/SATA30 2 RXN/USB30 SSRXN         C42           VSS 365         AE10         DDR CH0 A3 B         D2           VSS 366         AE11         VSS 43         D3           VSS 367         AE12         VSS 44         D4           VSS 368         AE13         VSS_45         D7           VSS 369         AE14         DDR CH1 WCKON C         D8           VSS 371         AE16         VSS 46         D11           VSS 372         AE19         DDR CH1 DQ8 C         D13           VSS 373         AE20         VSS 47         D14           VSS 374         AE20         VSS 47         D14           VSS 375         AE20         VSS 48         D15           VSS 376         AE22         VSS 48         D15           VSS 376         AE23         DDR CH1 DQ6 C         D16           VSS 377         AE25         VSS 49         D18           VSS 378         AE26         VSS 50         D19           VDD CPU LIT 9         AE26         VSS 50         D19 <td></td> <td></td> <td></td> <td></td>				
VSS 363         AE8         AVSS_1         C41           VSS 364         AE9         PCIE20_2 RXN/SATA30_2 RXN/USB30 SSRXN         C42           VSS 365         AE10         DDR CH0_A3_B         D2           VSS_366         AE11         VSS_43         D3           VSS_367         AE12         VSS_44         D4           VSS_368         AE13         VSS_45         D7           VSS_369         AE14         DDR CH1_WCKON_C         D8           VSS_370         AE15         DDR CH1_DQ8_C         D10           VSS_371         AE16         VSS_46         D11           VSS_372         AE19         DDR CH1_DM1_C         D13           VSS_373         AE20         VSS_47         D14           VSS_374         AE20         VSS_48         D15           VSS_375         AE23         DDR CH1_DQ7_C         D16           VSS_376         AE24         DDR CH1_DQ6_C         D17           VSS_378         AE24         DDR CH1_DQ6_C         D17           VSS_378         AE25         VSS_49         D18           VDD_CPU_LIT_9         AE26         VSS_50         D19           VDD_CPU_LIT_9         AE27         DDR				
VSS 364         AE9         PCIE20 2 RXN/SATA30 2 RXN/USB30 SSRXN         C42           VSS 365         AE10         DDR CH0 A3 B         D2           VSS 366         AE11         VSS 43         D3           VSS 367         AE12         VSS 44         D4           VSS 368         AE13         VSS 45         D7           VSS 369         AE14         DDR CH1 WCKON C         D8           VSS 370         AE15         DDR CH1 DQ8 C         D10           VSS 371         AE16         VSS 46         D11           VSS 372         AE19         DDR CH1 DM1 C         D13           VSS 373         AE20         VSS_47         D14           VSS 374         AE22         VSS 48         D15           VSS 376         AE23         DDR CH1 DQ7 C         D16           VSS 377         AE23         DDR CH1 DQ6 C         D17           VSS 378         AE24         DDR CH1 DQ6 C         D17           VSS 378         AE25         VSS_50         D19           VDD CPU LIT 9         AE26         VSS_50         D19           VSS 379         AE38         VSS_51         D22           VSS 380         AE39         DDR CH1				
VSS 365         AE10         DDR_CH0_A3_B         D2           VSS 366         AE11         VSS_43         D3           VSS 367         AE12         VSS_44         D4           VSS_368         AE13         VSS_45         D7           VSS_369         AE14         DDR_CH1_WCKON_C         D8           VSS_370         AE15         DDR_CH1_DQ8_C         D10           VSS_371         AE16         VSS_46         D11           VSS_372         AE19         DDR_CH1_DM1_C         D13           VSS_373         AE20         VSS_47         D14           VSS_374         AE22         VSS_48         D15           VSS_375         AE23         DDR_CH1_DQ7_C         D16           VSS_376         AE24         DDR_CH1_DQ6_C         D17           VSS_378         AE24         DR_CH1_DQ6_C         D18           VSS_378         AE26         VSS_50         D19           VDD_CPU_LIT_9         AE27         DDR_CH1_CKB_C         D21           VSS_380         AE38         VSS_51         D22           VSS_380         AE39         DDR_CH1_CKB_D         D22           VSS_381         AE40         DDR_CH1_DQ4_D				
VSS 367         AE12         VSS 44         D4           VSS 368         AE13         VSS 45         D7           VSS 369         AE14         DDR CH1 WCKON C         D8           VSS 370         AE15         DDR CH1 DQ8 C         D10           VSS 371         AE16         VSS 46         D11           VSS 372         AE19         DDR CH1 DM1 C         D13           VSS 373         AE20         VSS 47         D14           VSS 374         AE22         VSS 48         D15           VSS 375         AE23         DDR CH1 DQ7 C         D16           VSS 376         AE24         DDR CH1 DQ6 C         D17           VSS 378         AE25         VSS 49         D18           VSS 378         AE26         VSS 50         D19           VDD CPU LIT 9         AE26         VSS 50         D19           VDD CPU LIT 9         AE27         DDR CH1 CKB C         D21           VSS 380         AE39         DDR CH1 CKB D         D23           VSS 381         AE40         DDR CH1 DQ4 D         D25	VSS_365	AE10	DDR_CH0_A3_B	
VSS_368         AE13         VSS_45         D7           VSS_369         AE14         DDR_CH1_WCKON_C         D8           VSS_370         AE15         DDR_CH1_DQ8_C         D10           VSS_371         AE16         VSS_46         D11           VSS_372         AE19         DDR_CH1_DM1_C         D13           VSS_373         AE20         VSS_47         D14           VSS_374         AE22         VSS_48         D15           VSS_375         AE23         DDR_CH1_DQ7_C         D16           VSS_376         AE24         DDR_CH1_DQ6_C         D17           VSS_378         AE25         VSS_49         D18           VSS_378         AE26         VSS_50         D19           VDD_CPU_LIT_9         AE27         DDR_CH1_CKB_C         D21           VSS_379         AE38         VSS_51         D22           VSS_380         AE39         DDR_CH1_CKB_D         D23           VSS_381         AE40         DDR_CH1_DQ4_D         D25				
VSS_369         AE14         DDR_CH1_WCK0N_C         D8           VSS_370         AE15         DDR_CH1_DQ8_C         D10           VSS_371         AE16         VSS_46         D11           VSS_372         AE19         DDR_CH1_DM1_C         D13           VSS_373         AE20         VSS_47         D14           VSS_374         AE22         VSS_48         D15           VSS_375         AE23         DDR_CH1_DQ7_C         D16           VSS_376         AE24         DDR_CH1_DQ6_C         D17           VSS_377         AE25         VSS_49         D18           VSS_378         AE26         VSS_50         D19           VDD_CPU_LIT_9         AE26         VSS_50         D19           VDD_CPU_LIT_9         AE38         VSS_51         D22           VSS_380         AE39         DDR_CH1_CKB_D         D23           VSS_381         AE40         DDR_CH1_DQ4_D         D25				
VSS_370         AE15         DDR_CH1_DQ8_C         D10           VSS_371         AE16         VSS_46         D11           VSS_372         AE19         DDR_CH1_DM1_C         D13           VSS_373         AE20         VSS_47         D14           VSS_374         AE22         VSS_48         D15           VSS_375         AE23         DDR_CH1_DQ7_C         D16           VSS_376         AE24         DDR_CH1_DQ6_C         D17           VSS_377         AE25         VSS_49         D18           VSS_378         AE26         VSS_50         D19           VDD_CPU_LIT_9         AE27         DDR_CH1_CKB_C         D21           VSS_379         AE38         VSS_51         D22           VSS_380         AE39         DDR_CH1_CKB_D         D23           VSS_381         AE40         DDR_CH1_DQ4_D         D25				
VSS_371         AE16         VSS_46         D11           VSS_372         AE19         DDR_CH1_DM1_C         D13           VSS_373         AE20         VSS_47         D14           VSS_374         AE22         VSS_48         D15           VSS_375         AE23         DDR_CH1_DQ7_C         D16           VSS_376         AE24         DDR_CH1_DQ6_C         D17           VSS_377         AE25         VSS_49         D18           VSS_378         AE26         VSS_50         D19           VDD_CPU_LIT_9         AE27         DDR_CH1_CKB_C         D21           VSS_379         AE38         VSS_51         D22           VSS_380         AE39         DDR_CH1_CKB_D         D23           VSS_381         AE40         DDR_CH1_DQ4_D         D25				
VSS_372         AE19         DDR_CH1_DM1_C         D13           VSS_373         AE20         VSS_47         D14           VSS_374         AE22         VSS_48         D15           VSS_375         AE23         DDR_CH1_DQ7_C         D16           VSS_376         AE24         DDR_CH1_DQ6_C         D17           VSS_377         AE25         VSS_49         D18           VSS_378         AE26         VSS_50         D19           VDD_CPU_LIT_9         AE27         DDR_CH1_CKB_C         D21           VSS_379         AE38         VSS_51         D22           VSS_380         AE39         DDR_CH1_CKB_D         D23           VSS_381         AE40         DDR_CH1_DQ4_D         D25				
VSS_373         AE20         VSS_47         D14           VSS_374         AE22         VSS_48         D15           VSS_375         AE23         DDR_CH1_DQ7_C         D16           VSS_376         AE24         DDR_CH1_DQ6_C         D17           VSS_377         AE25         VSS_49         D18           VSS_378         AE26         VSS_50         D19           VDD_CPU_LIT_9         AE27         DDR_CH1_CKB_C         D21           VSS_379         AE38         VSS_51         D22           VSS_380         AE39         DDR_CH1_CKB_D         D23           VSS_381         AE40         DDR_CH1_DQ4_D         D25				
VSS_374         AE22         VSS_48         D15           VSS_375         AE23         DDR_CH1_DQ7_C         D16           VSS_376         AE24         DDR_CH1_DQ6_C         D17           VSS_377         AE25         VSS_49         D18           VSS_378         AE26         VSS_50         D19           VDD_CPU_LIT_9         AE27         DDR_CH1_CKB_C         D21           VSS_379         AE38         VSS_51         D22           VSS_380         AE39         DDR_CH1_CKB_D         D23           VSS_381         AE40         DDR_CH1_DQ4_D         D25				
VSS_375         AE23         DDR_CH1_DQ7_C         D16           VSS_376         AE24         DDR_CH1_DQ6_C         D17           VSS_377         AE25         VSS_49         D18           VSS_378         AE26         VSS_50         D19           VDD_CPU_LIT_9         AE27         DDR_CH1_CKB_C         D21           VSS_379         AE38         VSS_51         D22           VSS_380         AE39         DDR_CH1_CKB_D         D23           VSS_381         AE40         DDR_CH1_DQ4_D         D25				
VSS_376         AE24         DDR_CH1_DQ6_C         D17           VSS_377         AE25         VSS_49         D18           VSS_378         AE26         VSS_50         D19           VDD_CPU_LIT_9         AE27         DDR_CH1_CKB_C         D21           VSS_379         AE38         VSS_51         D22           VSS_380         AE39         DDR_CH1_CKB_D         D23           VSS_381         AE40         DDR_CH1_DQ4_D         D25				
VSS_377         AE25         VSS_49         D18           VSS_378         AE26         VSS_50         D19           VDD_CPU_LIT_9         AE27         DDR_CH1_CKB_C         D21           VSS_379         AE38         VSS_51         D22           VSS_380         AE39         DDR_CH1_CKB_D         D23           VSS_381         AE40         DDR_CH1_DQ4_D         D25				
VSS_378         AE26         VSS_50         D19           VDD_CPU_LIT_9         AE27         DDR_CH1_CKB_C         D21           VSS_379         AE38         VSS_51         D22           VSS_380         AE39         DDR_CH1_CKB_D         D23           VSS_381         AE40         DDR_CH1_DQ4_D         D25				
VDD_CPU_LIT_9         AE27         DDR_CH1_CKB_C         D21           VSS_379         AE38         VSS_51         D22           VSS_380         AE39         DDR_CH1_CKB_D         D23           VSS_381         AE40         DDR_CH1_DQ4_D         D25				
VSS_379         AE38         VSS_51         D22           VSS_380         AE39         DDR_CH1_CKB_D         D23           VSS_381         AE40         DDR_CH1_DQ4_D         D25				
VSS_380         AE39         DDR_CH1_CKB_D         D23           VSS_381         AE40         DDR_CH1_DQ4_D         D25				
VSS_381 AE40 DDR_CH1_DQ4_D D25				
			VSS_52	D26

Pin Name	Pin	Pin Name	Pin
EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u	AE42	DDR_CH1_DM0_D	D27
DDR_CH0_A2_A	AF1	DDR_CH1_DQ9_D	D29
VSS_382	AF2	VSS_53	D30
DDR_CH0_DQ7_A	AF3	VSS_54	D31
DDR_CH0_DQ14_A	AF4	VSS_55	D32
DDR_CH0_DQ15_A	AF5	DDR_CH1_DQ8_D	D34
VSS_383	AF6	DDR_CH1_DQS1P_D	D36
VSS_384	AF7	VOP_POST_EMPTY/I2C4_SDA_M3/UART6_RTSN_M1/PW	D38
VSS_385	AF8	M0_M2/SPI4_CLK_M2/GPIO1_A2_d SPI2_CLK_M0/GPIO1_A6_d	D39
VSS_386	AF9	UART7_TX_M2/SPI0_CS1_M2/GPI01_B5_u	D39 D40
VSS_387	AF10	PCIE20 2 TXN/SATA30 2 TXN/USB30 SSTXN	D40 D41
VDD_LOGIC_5	AF10 AF12	PCIE20 2 RXP/SATA30 2 RXP/USB30 SSRXP	D41 D42
VDD_LOGIC_6	AF12 AF13	DDR_CH0_A4_B	E1
VSS_388	AF16	VSS_56	E2
VSS_389	AF17	DDR_CH0_WCK1P_B	E3
VSS_390	AF19	DDR_CH0_WCK1P_B  DDR_CH0_WCK1N_B	E4
VSS_390 VSS_391	AF19 AF20	VSS_57	E5
VSS_392	AF21	VSS_58	E6
VSS_393	AF21 AF26	VSS_59	E8
VSS_394	AF27	VSS 60	E9
VSS_395	AF28	VSS_61	E10
VSS_396	AF29	VSS_62	E12
VSS 397		DDR CH1 DQ13 C	E13
	AF30		
VSS_398 VSS_399	AF31 AF32	VSS_63 DDR_CH1_DM0_C	E16 E17
VSS_400	AF32 AF33	VSS_64	E17
VSS_400 VSS_401	AF33 AF34	VSS 65	E19
RESERVED	AF35	DDR_CH1_DQ1_C	E20
VCCIO5_1V8	AF36	VSS_66	E21
VSS_402	AF37	VSS_67	E23
VSS 403	AF38	VSS_68	E25
VSS_404	AF39	VSS 69	E27
VSS 405	AF40	DDR_CH1_DQ10_D	E29
VSS 406	AF41	VSS_70	E30
DDR_CH0_RESET_A	AG1	VSS 71	E31
DDR_CH0_A5_A	AG2	DDR_CH1_DQ11_D	E32
VSS_407	AG3	VSS_72	E33
VSS 408	AG4	VSS 73	E34
VSS_409	AG5	VSS 74	E37
VSS_410	AG6	VSS_75	E38
VSS_411	AG7	VSS 76	E39
VSS_412	AG8	AVSS 2	E40
VSS_413	AG15	PCIE20_2_TXP/SATA30_2_TXP/USB30_SSTXP	E41
VSS 414	AG16	DDR_CH0_LP4/4X_CKE1/LP5_CS1_B	F1
VSS_415	AG17	VSS_77	F2
VSS_416	AG17	VSS_78	F3
VSS_417	AG19	VSS_79	F4
VSS_418	AG20	VSS 80	F8
VSS_419	AG21	VSS_81	F9
VSS_420	AG22	VSS_82	F10
VSS_421	AG23	VSS_83	F13
VSS_422	AG24	VSS_84	F14
VSS_423	AG25	VSS 85	F15
VSS_424	AG28	VSS 86	F16
VSS_425	AG29	VSS_87	F19
VSS 426	AG31	DDR CH1 DQ3 C	F20
VSS_427	AG32	VSS 88	F21
VSS_428	AG33	VSS_89	F23
VSS_429	AG34	VSS_90	F29
VSS_430	AG35	VSS_91	F31
PMIC_SLEEP4/GPIO0_C2_d	AG36	VSS_92	F33
LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u	AG37	VSS_93	F34
I2S1_SDI0_M1/GPU_AVS/UART0_TX_M0/I2C4_SCL_M2/PWM4		VSS_94	E3E
_M0/GPIO0_C5_u	AG38	v55_34	F35
I2S1_SDI3_M1/PDM0_SDI1_M1/I2C6_SCL_M0/UART1_CTSN_	AG39	VCC 05	F36
M2/PWM7_IR_M0/SPI3_MISO_M2/GPIO0_D0_d	AGDS	VSS_95	1 30
7 1		MIPI_CAMERA2_CLK_M0/SPDIF1_TX_M0/SATA2_ACT_L	
VSS_431	AG40	ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO	F37
		1_B7_u	
I2S1_SDO1_M1/I2C0_SDA_M2/UART1_RX_M2/SPI3_MOSI_M2	AG41	VSS_96	F38
/GPIO0_D2_u			
PMIC_SLEEP6/PDM0_SDI3_M1/GPIO0_D6_d	AG42	VSS_97	F39
VSS_432	AH2	AVSS_3	F40
VSS_433	AH3	PCIE20_2_REFCLKP	F41
VSS_435	AH5	PCIE20_2_REFCLKN	F42
VSS_436	AH7	DDR_CH0_DM1_B	G2
VSS_437	AH8	VSS_98	G3
VSS_438	AH9	DDR_CH0_DQ10_B	G4
VSS_439	AH10	DDR_CH0_DQ8_B	G5
VDD_LOGIC_7	AH11	VSS_99	G6
VDD_LOGIC_8	AH12	VSS_100	G8
VDD_LOGIC_9	AH13	VSS_101	G9
VDD_LOGIC_10	AH14	VSS_102	G10
VDD_LOGIC_11	AH15	VSS_103	G12
VSS_440	AH16	VSS_104	G20
VSS_441	AH17	VSS_105	G21
VDD_GPU_1	AH18	VSS_106	G22

Prop				
VOD. GRU 3	Pin Name		Pin Name	Pin
VOD.   CODE   13				
VOD. LOSIG: 12				
VED_LOGIC_12				
VOD RW   WEN   2				
VSS 449				
VSS. 443				
VSS_444				
ABDCREET_OUT_TS				
Ans.				
TISS_INCK_MI/TIGG_TCK_MI/ZCL_SCL_MO(JART2_TK_MO)P   A199	TSADC_TEST_OUT_TS	AH37		G38
CHEZNIX   1 CURREQN MO/CIPOL BS   G1		AH38		G39
ABSTRACT   CLERKEN, PROJURTIO B.S.   ABSTRACT   ABSTR		AH39		G40
IESL SCILL TX. MIJTIGG 1785 M21ZCL SDA. MOUARTZ, ENT.   AM40   DDR. CHO_A6, B   H1				C/11
MORPICEDIX.L.   WAREN MIGRIPIOD 66   A				
ISSIS SDOU MI/CPU BIGG ANS/IZCO SCL ANJUANTO CTSIN   AH41		AH40	DDR_CH0_A6_B	H1
BIST   SDI MI/NPU AVS/UARTO. RTSN/PWIS   MI/SPIO_CLK   AH42				
ISSL_SDIL_MI/NPU_ASY/JARTO_RTSN/PVMS_MI/SPIO_CLK		AH41	DDR_CH0_LP4/4X_CKE0/LP5_CS0_B	H2
MOYSTA CP PODY/SPIDO C6 U				
DOR. CHID. DOQ. A		AH42	VSS_110	H3
DOR CHO DQÜ A		A11	VSS 111	H4
MSS 445				
DOR. CHO DQLI A	DDR_CH0_DQ12_A	AJ3	VSS_113	H6
VSS 447				
ASS 447				
Mile				
VSS 449			DDR_CH1_VDDQ_2	
SSS 450				
VSS 451				
WSS 452				
MSS 452				
DDB_GPU_MEM_1				
NDD GPU 6				
ADD GPU 5				
DD NPU MEM 3				
NSS 453	VDD_GPU_7	AJ21		H34
VSS 454	VDD_NPU_MEM_3	AJ25		
NSS   ASS   ADS   POMIS DID   MISPE (2S) MOJOPIOL BO   MISPE (SS)   ASS   SS   ASS   SS   ASS   POMIS DID   MISPE (2S) MOJOPIOL BO   MISPE (ASS   ASS   AS	VSS_453	AJ26		H37
VSS 455	VSS 454	AJ27		H38
VSS 456		A120		H20
SSS 457				
NDD LOGIC 15				
VDD LOGIC 16				
VCCIO6 1V8				
PMU 0V75 1	VCCIO6_1V8			
MMU 0075 2		AJ35		J3
VSS 459		AJ36	DDR_CH0_DQ11_B	J4
VSS   460				
VSS   461				
VSS 462				
DDR CH0 LP4/4X CKE0/LP5 CS0 A				
VSS 463				
DRC   DQ13   A				
DDR_CHO_DM1_A				
DDR CH0 DQ8 A				
VSS 465			VSS_128	
NC         AK9         VSS_129         J22           VCCIO2         AK10         VSS_130         J24           VCCIO2 1V8         AK11         VSS_131         J26           HDMI/EDP TX0 VDD IO 1V8         AK12         VDD LOGIC 2         J27           VDD LOGIC 17         AK15         VSS_132         J29           VSS_466         AK16         VSS_133         J30           VDD GPU MEM 2         AK18         VSS_133         J31           VDD GPU 8         AK21         PCIE20_SATA30_USB30_2_AVDD_0V85         J36           VSS_467         AK22         AVSS_8         J38           VDD NPU_MEM_4         AK25         AVSS_9         J39           VSS_468         AK26         AVSS_10         J40           VDD_NPU_1         AK27         PCIE20_0_RXN/SATA30_0_RXN         J41           VDD_NPU_2         AK28         PCIE20_0_RXP/SATA30_0_RXP         J42           VDD_NPU_3         AK29         DDR_CHO_DQS1P_B         K1           VSS_469         AK30         DDR_CHO_DQS1P_B         K1           VSS_469         AK30         DDR_CHO_DQS1P_B         K2           I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP_R         AK30         VSS_135				
VCCIO2         AK10         VSS_130         J24           VCCIO2 1V8         AK11         VSS_131         J26           HDMI/eDP TX0_VDD_IO_1V8         AK12         VDD_LOGIC_2         J27           VDD_LOGIC_17         AK15         VSS_132         J29           VSS_466         AK16         VSS_133         J30           VDD_GPU_MEM_2         AK18         VSS_134         J31           VDD_GPU_8         AK21         PCIE20_SATA30_USB30_2_AVDD_0V85         J36           VSS_467         AK22         AVSS_8         J38           VDD_NPU_MEM_4         AK22         AVSS_8         J39           VSS_468         AK26         AVSS_10         J40           VDD_NPU_MEM_4         AK26         AVSS_10         J40           VDD_NPU_1         AK26         AVSS_10         J41           VDD_NPU_2         AK28         PCIE20_0_RXP/SATA30_0_RXP         J42           VDD_NPU_3         AK29         DDR_CH0_DQSIP_B         K1           VSS_469         AK30         DDR_CH0_DQSIP_B         K1           VSS_469         AK30         DDR_CH0_DQSIP_B         K1           VSS_470         AK40         VSS_135         K3           IO_CSI				
VCCIO2_1V8				
HDMI/eDP_TX0_VDD_IO_1V8				
VDD LOGIC 17         AK15         VSS 132         J29           VSS 466         AK16         VSS 133         J30           VDD GPU MEM 2         AK18         VSS 134         J31           VDD GPU 8         AK21         PCIE20_SATA30_USB30_2_AVDD_0V85         J36           VSS 467         AK22         AVSS 8         J38           VDD NPU MEM 4         AK25         AVSS 9         J39           VSS 468         AK26         AVSS 10         J40           VDD NPU 1         AK27         PCIE20_0_RXN/SATA30_0_RXN         J41           VDD NPU 2         AK28         PCIE20_0_RXN/SATA30_0_RXN         J42           VDD NPU 3         AK29         DDR_CH0_DQS1P_B         K1           VSS 469         AK30         DDR_CH0_DQS1P_B         K1           VSS 469         AK30         DDR_CH0_DQS1P_B         K2           I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP         AK30         DDR_CH0_DQS1N_B         K2           VSS_470         AK40         VSS_135         K3           VSS_470         AK41         VSS_136         K6           MIPI CSI0_D1P         AK41         VSS_137         K7           MIPI CSI0_D1P         AK41         VSS_138         <				
VSS_466       AK16       VSS_133       J30         VDD_GPU_MEM_2       AK18       VSS_134       J31         VDD_GPU_8       AK21       PCIE20_SATA30_USB30_2_AVDD_0V85       J36         VSS_467       AK22       AVSS_8       J38         VDD_NPU_MEM_4       AK25       AVSS_9       J39         VSS_468       AK26       AVSS_10       J40         VDD_NPU_1       AK27       PCIE20_0_RXN/SATA30_0_RXN       J41         VDD_NPU_2       AK28       PCIE20_0_RXP/SATA30_0_RXN       J42         VDD_NPU_3       AK29       DDR_CH0_DQS1P_B       K1         VSS_469       AK30       DDR_CH0_DQS1P_B       K2         I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP       AK30       DDR_CH0_DQS1N_B       K2         I2S1_LRCK_TX_M1/PWM0_M0/GPIO0_B7_d       AK39       VSS_135       K3         VSS_470       AK40       VSS_136       K6         MIPI_CSI0_D1P       AK41       VSS_137       K7         MIPI_CSI0_D1N       AK42       DDR_CH0_VDDQ_CK_1       K9         DDR_CH0_A3_A       AL2       VSS_138       K10         VSS_471       AL3       VSS_139       K11         VSS_472       AL4       VSS_140				
VDD_GPU_MEM_2         AK18         VSS_134         J31           VDD_GPU_8         AK21         PCIE20_SATA30_USB30_2_AVDD_0V85         J36           VSS_467         AK22         AVSS_8         J38           VDD_NPU_MEM_4         AK25         AVSS_9         J39           VSS_468         AK26         AVSS_10         J40           VDD_NPU_1         AK27         PCIE20_0_RXN/SATA30_0_RXN         J41           VDD_NPU_2         AK28         PCIE20_0_RXP/SATA30_0_RXP         J42           VDD_NPU_3         AK29         DDR_CH0_DQSIP_B         K1           VSS_469         AK30         DDR_CH0_DQSIN_B         K2           I2S1_LRCK_TX_M1/PWM0_M0/IZC2_SCL_M0/CAN0_TX_M0/SP_IO_CSI_M0/CAN0_TX_M0/SP_IO_CSI_M0/CE20X1_1_PERSTN_M0/GPIO0_B7_d         AK39         VSS_135         K3           VSS_470         AK40         VSS_136         K6           MIPI_CSI0_DIP         AK41         VSS_136         K6           MIPI_CSI0_DIN         AK42         DDR_CH0_VDDQ_CK_1         K9           DDR_CH0_A3_A         AL2         VSS_138         K10           VSS_472         AL4         VSS_140         K11				
VDD_GPU_8				
VSS_467         AK22         AVSS_8         J38           VDD_NPU_MEM_4         AK25         AVSS_9         J39           VSS_468         AK26         AVSS_10         J40           VDD_NPU_1         AK27         PCIE20_0_RXN/SATA30_0_RXN         J41           VDD_NPU_2         AK28         PCIE20_0_RXP/SATA30_0_RXP         J42           VDD_NPU_3         AK29         DDR_CH0_DQS1P_B         K1           VSS_469         AK30         DDR_CH0_DQS1P_B         K2           I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP_I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPIO0_B7_d         AK39         VSS_135         K3           VSS_470         AK40         VSS_136         K6           MIPI_CSI0_D1P         AK41         VSS_137         K7           MIPI_CSI0_D1N         AK42         DDR_CH0_VDDQ_CK_1         K9           DDR_CH0_A3_A         AL2         VSS_138         K10           VSS_472         AL4         VSS_140         K11				
VSS_468         AK26         AVSS_10         J40           VDD_NPU_1         AK27         PCIE20_0_RXN/SATA30_0_RXN         J41           VDD_NPU_2         AK28         PCIE20_0_RXP/SATA30_0_RXP         J42           VDD_NPU_3         AK29         DDR_CH0_DQS1P_B         K1           VSS_469         AK30         DDR_CH0_DQS1N_B         K2           I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP_I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPIO0_B7_d         AK39         VSS_135         K3           VSS_470         AK40         VSS_136         K6           MIPI_CSI0_D1P         AK41         VSS_137         K7           MIPI_CSI0_D1N         AK42         DDR_CH0_VDDQ_CK_1         K9           DDR_CH0_A3_A         AL2         VSS_138         K10           VSS_471         AL3         VSS_139         K11           VSS_472         AL4         VSS_140         K12	VSS_467		AVSS_8	
VDD_NPU_1         AK27         PCIE20_0_RXN/SATA30_0_RXN         J41           VDD_NPU_2         AK28         PCIE20_0_RXP/SATA30_0_RXP         J42           VDD_NPU_3         AK29         DDR_CH0_DQS1P_B         K1           VSS_469         AK30         DDR_CH0_DQS1N_B         K2           I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP_I0CS1_M0/PCIE20X1_1_PERSTN_M0/GPI00_B7_d         AK39         VSS_135         K3           VSS_470         AK40         VSS_136         K6           MIPI_CSI0_D1P         AK41         VSS_137         K7           MIPI_CSI0_D1N         AK42         DDR_CH0_VDDQ_CK_1         K9           DDR_CH0_A3_A         AL2         VSS_138         K10           VSS_471         AL3         VSS_139         K11           VSS_472         AL4         VSS_140         K12				
VDD_NPU_2         AK28         PCIE20_0_RXP/SATA30_0_RXP         J42           VDD_NPU_3         AK29         DDR_CH0_DQS1P_B         K1           VSS_469         AK30         DDR_CH0_DQS1N_B         K2           I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP_I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPIO0_B7_d         AK39         VSS_135         K3           VSS_470         AK40         VSS_136         K6           MIP1_CSI0_D1P         AK41         VSS_137         K7           MIP1_CSI0_D1N         AK42         DDR_CH0_VDDQ_CK_1         K9           DDR_CH0_A3_A         AL2         VSS_138         K10           VSS_471         AL3         VSS_139         K11           VSS_472         AL4         VSS_140         K12				
VDD_NPU_3         AK29         DDR_CH0_DQS1P_B         K1           VSS_469         AK30         DDR_CH0_DQS1N_B         K2           I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPIO0_B7_d         AK39         VSS_135         K3           VSS_470         AK40         VSS_136         K6           MIPI_CS10_D1P         AK41         VSS_137         K7           MIPI_CS10_D1N         AK42         DDR_CH0_VDDQ_CK_1         K9           DDR_CH0_A3_A         AL2         VSS_138         K10           VSS_471         AL3         VSS_139         K11           VSS_472         AL4         VSS_140         K12				
VSS_469         AK30         DDR_CH0_DQS1N_B         K2           I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPI00_B7_d         AK39         VSS_135         K3           VSS_470         AK40         VSS_136         K6           MIPI_CSI0_D1P         AK41         VSS_137         K7           MIPI_CSI0_D1N         AK42         DDR_CH0_VDDQ_CK_1         K9           DDR_CH0_A3_A         AL2         VSS_138         K10           VSS_471         AL3         VSS_139         K11           VSS_472         AL4         VSS_140         K12				
I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP       AK39       VSS_135       K3         I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPIO0_B7_d       AK40       VSS_136       K6         MIPI_CSI0_D1P       AK41       VSS_137       K7         MIPI_CSI0_D1N       AK42       DDR_CH0_VDDQ_CK_1       K9         DDR_CH0_A3_A       AL2       VSS_138       K10         VSS_471       AL3       VSS_139       K11         VSS_472       AL4       VSS_140       K12				
IO_CS1_M0/PCIE20X1_1_PERSTN_M0/GPIO0_B7_d       AK39       VSS_135       K3         VSS_470       AK40       VSS_136       K6         MIPI_CSI0_D1P       AK41       VSS_137       K7         MIPI_CSI0_D1N       AK42       DDR_CH0_VDDQ_CK_1       K9         DDR_CH0_A3_A       AL2       VSS_138       K10         VSS_471       AL3       VSS_139       K11         VSS_472       AL4       VSS_140       K12				
VSS_470         AK40         VSS_136         K6           MIPI_CSI0_D1P         AK41         VSS_137         K7           MIPI_CSI0_D1N         AK42         DDR_CH0_VDDQ_CK_1         K9           DDR_CH0_A3_A         AL2         VSS_138         K10           VSS_471         AL3         VSS_139         K11           VSS_472         AL4         VSS_140         K12		AK39	VSS_135	K3
MIPI_CSI0_D1P         AK41         VSS_137         K7           MIPI_CSI0_D1N         AK42         DDR_CH0_VDDQ_CK_1         K9           DDR_CH0_A3_A         AL2         VSS_138         K10           VSS_471         AL3         VSS_139         K11           VSS_472         AL4         VSS_140         K12		AK40	VSS 136	K6
MIPI_CSI0_D1N         AK42         DDR_CH0_VDDQ_CK_1         K9           DDR_CH0_A3_A         AL2         VSS_138         K10           VSS_471         AL3         VSS_139         K11           VSS_472         AL4         VSS_140         K12				
DDR_CH0_A3_A       AL2       VSS_138       K10         VSS_471       AL3       VSS_139       K11         VSS_472       AL4       VSS_140       K12				
VSS_471         AL3         VSS_139         K11           VSS_472         AL4         VSS_140         K12				
	VSS_471	AL3	VSS_139	K11
VSS_473 AL5 VSS_141 K14				
	VSS_473	AL5	VSS_141	K14

Pin Name	Pin	Pin Name	Pin
HDMI/eDP_TX0_VDD_CMN_1V8  AVSS 24	AL14 AL15	VSS_142	K17
VSS 474	AL15	DDR_CH1_VDD_2 DDR_CH1_VDD_MIF_2	K18 K20
VDD GPU MEM 3	AL18	VSS 143	K22
VDD_GPU_9	AL21	VSS_144	K23
VSS_475	AL22	VSS_145	K25
VDD_NPU_4	AL28	VSS_146	K26
VDD_NPU_5	AL29	VDD_CPU_BIGO_MEM_1	K27
VDD_NPU_6 VDD_LOGIC_18	AL30 AL31	VDD_CPU_BIG0_MEM_2 VDD_CPU_BIG0_MEM_3	K28 K29
VCCIO6_1	AL31 AL33	VDD_CPU_BIG0_MEM_4	K29 K30
VSS 476	AL35	VSS 147	K31
I2S1_LRCK_RX_M1/PDM0_CLK1_M1/PWM2_M0/UART0_RX_M0			
/I2C4_SDA_M2/DP0_HPDIN_M1/GPIO0_C4_d	AL38	VSS_148	K32
I2S1_SD02_M1/PDM0_SDI2_M1/PWM3_IR_M0/I2C1_SCL_M2/CAN2_RX_M1/HDMI_TX0_SDA_M1/SPI3_CS0_M2/SATA_CPDET/GPI00_D4_u	AL39	VSS_149	K33
I2S1_SDI2_M1/PDM0_SDI0_M1/I2C6_SDA_M0/UART1_RTSN_ M2/PWM6_M0/SPI0_MISO_M0/GPI00_C7_d	AL40	AVSS_11	K34
MIPI_CSIO_DON	AL41	AVSS_12	K35
MIPI_CSI0_D0P	AL42	AVSS_13	K36
DDR_CH0_ZQ_A	AM1	AVSS_14	K37
DDR_CH0_A6_A	AM2	AVSS_15	K38
VSS_477 VSS_478	AM4 AM5	AVSS_16 AVSS_17	K39 K40
HDMI/eDP_TX0_VDD_0V75_1	AM13	PCIE20_0_REFCLKN	K40 K41
AVSS_25	AM14	DDR_CH0_A5_B	L1
AVSS_26	AM15	VSS_150	L2
VSS_479	AM16	VSS_151	L3
VSS_480	AM17	VSS_152	L5
VDD_GPU_10	AM21	VSS_153	L6
VDD_GPU_11 VSS 481	AM22 AM23	DDR_CH0_VDDQ_CK_2 VSS_154	L9 L10
VSS 482	AM25	VSS 155	L10
VSS 483	AM27	VSS_156	L12
VDD NPU 7	AM30	VSS 157	L14
VSS_484	AM31	DDR_CH1_PLL_AVDD1V8	L15
VSS_485	AM32	DDR_CH1_VDD_3	L18
VCCIO6_2	AM33	DDR_CH1_VDD_MIF_3	L20
MIPI_CSIO_AVCC1V8	AM35	VSS_158	L22
MIPI_CSI0_AVCC0V75 PMIC_SLEEP3/GPIO0_C1_d	AM37 AM38	VSS_159 VSS_160	L23 L24
I2S1_SDO3_M1/CPU_BIG1_AVS/I2C1_SDA_M2/CAN2_TX_M1/	AMO	V35_100	LZ4
HDMĪ_TX0_SCL_M1/SPI3_CS1_M2/SATA_MP_SWITCH/GPIO0_ D5_u	AM39	VSS_161	L32
I2S1_SCLK_RX_M1/PDM0_CLK0_M1/PWM1_M0/I2C2_SDA_M0 /CAN0_RX_M0/SPI0_MOSI_M0/GPI00_C0_d	AM40	VSS_162	L33
VSS 486	AM41	AVSS 18	L34
DDR_CH0_DQS0P_A	AN1	AVSS_19	L35
DDR_CH0_DQS0N_A	AN2	VSS_163	L36
VSS_487	AN3	MIPI_CAMERA3_CLK_M0/I2C8_SCL_M2/UART1_RTSN_M 1/PWM14_M2/GPIO1_D6_u	L37
DDR_CH0_DQ10_A	AN4	MIPI_CAMERA1_CLK_M0/SPDIF0_TX_M0/I2C5_SCL_M3/ UART1_TX_M1/GPIO1_B6_u I2C4_SCL_M3/UART6_CTSN_M1/PWM1_M2/SPI4_CS0_	L38
DDR_CH0_DQ9_A	AN5	M2/GPI01_A3_d  PCIE20X1 1 WAKEN M2/I2C2 SCL M4/UART6 TX M1/	L39
VSS_488	AN6	SPI4_MOSI_M2/GPIO1_A1_d	L40
VSS_489	AN7	AVSS_20	L41
OTP_VDDOTP_0V75	AN8	PCIE20_0_REFCLKP	L42
HDMI/eDP_TX0_AVDD_0V75	AN10	DDR_CH0_LP4/4X_CS1_B	M1
AVSS_27	AN11	VSS_164	M2
HDMI/eDP_TX0_VDD_0V75_2	AN12	VSS_165	M5
AVSS_28 AVSS_29	AN13 AN14	DDR_CH0_VDDQ_CKE_1 DDR_CH0_VDDQ_CKE_2	M6 M7
AVSS_29 AVSS_30	AN14 AN15	VSS_166	M8
VSS_490	AN17	VSS_167	M9
AVSS_31	AN18	VSS_168	M10
VDD_GPU_12	AN21	VSS_169	M12
VDD_GPU_13	AN22	VSS_170	M14
VSS_491	AN23	DDR_CH1_PLL_DVDD	M16
VSS_492 VDD_NPU_8	AN25 AN30	VSS_171 VSS_172	M17 M19
VSS_493	AN31	VSS_172 VSS_173	M21
VSS_494	AN32	VSS_174	M22
VSS_495	AN33	VSS_175	M23
VSS_496	AN34	VDD_CPU_BIGO_1	M24
VSS_497	AN35	VDD_CPU_BIGO_2	M25
VSS_498	AN37	VDD_CPU_BIGO_3	M28
VSS_499	AN38	VDD_CPU_BIGO_4	M29
VSS_500 VSS_501	AN39 AN40	VDD_CPU_BIG0_5 AVSS_21	M30 M33
MIPI_CSIO_CLKON	AN40 AN41	AVSS_22	M34
MIPI_CSIO_CLKOP	AN42	VSS_176	M35
VSS_502	AP2	VSS_177	M36
VSS_503	AP5	PDM1_CLK1_M1/SATA0_ACT_LED_M1/UART4_TX_M2/S	M37
v33_J03	APJ	PIO_CLK_M2/GPIO1_B3_d	ויוט/

KR33003 Datasneet			
Pin Name	Pin	Pin Name	Pin
VSS_504	AP6	PDM1_SDI3_M1/UART4_RX_M2/SPI0_MOSI_M2/GPIO1_	M38
100_00	7 0	B2_d	
AVSS_32	AP7	PDM1_CLK0_M1/UART7_RX_M2/SPI0_CS0_M2/GPIO1_B 4 u	M39
AVSS 33	AP8	HDMI TX0 HPD M0/SPI2 MOSI M0/GPIO1 A5 d	M40
		I2SO_LRCK_RX/PDM0_CLK0_M0/I2C4_SDA_M4/PWM15_	
AVSS_34	AP9	IR_M2/GPIO1_C6_d	M41
AVSS_35	AP10	I2S0_SCLK_TX/I2C6_SCL_M1/UART3_CTSN/PWM7_IR_	M42
		M2/SPI4_CS0_M0/GPIO1_C3_d	
AVSS_36	AP11	DDR_CH0_DQ2_B	N1
AVSS_37 TYPEC0_DP0_VDDA_0V85_1	AP16 AP18	DDR_CH0_DQ13_B VSS 178	N2
AVSS 38	AP16 AP22	DDR_CH0_DQ12_B	N3 N5
SARADC AVDD 1V8	AP23	DDR_CH0_DQ12_B  DDR_CH0_DQ15_B	N6
VSS 505	AP25	VSS_179	N7
VSS_506	AP27	VSS_180	N9
VDD_NPU_9	AP30	VSS_181	N11
AVSS_39	AP31	VSS_182	N12
AVSS_40	AP32	DDR_CH1_PLL_AVSS	N15
VSS_507	AP33	VSS_183	N16
VSS_508	AP34	VSS_184	N17
VSS_509	AP35	VSS_185	N18
VSS_510	AP37	VSS_186	N21
VSS_511	AP38	VSS_187	N22
VSS_512	AP39	VDD_CPU_BIGO_6	N24
VSS_513 MIPI CSI0 D3N	AP40 AP41	VDD_CPU_BIG0_7 AVSS_23	N25 N33
MIPI_CSI0_D3N MIPI_CSI0_D3P	AP41 AP42	VSS 188	N33 N34
SDMMC_CLK/PDM1_CLK0_M0/TEST_CLKOUT_M0/MCU_JTAG_T			
MS_M0/CAN0_RX_M1/UART5_TX_M0/GPIO4_D5_d	AR1	OSC_1V8_1	N35
SDMMC_D1/PDM1_SDI2_M0/JTAG_TMS_M1/I2C3_SDA_M4/UA	400	000 41/0 2	NOC
RT2_RX_M1/PWM9_M1/GPIO4_D1_u	AR2	OSC_1V8_2	N36
VSS_514	AR3	PMUIO1_1V8_1	N37
VSS_515	AR4	VSS_189	N38
DDR_CH0_WCK0N_A	AR5	VSS_190	N39
DDR_CH0_WCK0P_A	AR6	VSS_191	N40
AVSS_41	AR9	I2C3_SCL_M0/UART3_TX_M0/SPI4_MOSI_M0/GPIO1_C	N41
		1 z	
AVSS_42	AR16	I2S0_SDI0/GPI01_D4_d	N42
AVSS_43 TYPEC0 DP0 VDDA 0V85 2	AR18	DDR_CH0_RESET_B VSS 192	P1 P2
AVSS_44	AR19 AR20	DDR_CH0_DQ5_B	P2 P3
AVSS_45	AR21	DDR_CH0_DQ4_B	P4
AVSS 46	AR22	DDR_CH0_DQ7_B	P5
TYPECO_DPO_VDDH_1V8	AR23	VSS_193	P6
AVSS 47	AR25	VSS 194	P7
MIPI_D/C_PHY1_VDD	AR27	VSS_195	P8
MIPI_D/C_PHY1_VDD_1V8_1	AR30	VSS_196	P9
MIPI_D/C_PHY0_VDD	AR33	DDR_CH0_VDDQ_1	P10
MIPI_D/C_PHY1_VDD_1V2_1	AR34	VSS_197	P12
MIPI_D/C_PHY0_VDD_1V2_2	AR35	VDD_VDENC_1	P15
GMAC1_PPSTRIG/I2C3_SDA_M1/UART7_TX_M1/SPI1_MISO_M	AR36	VSS 198	P16
1/GPIO3_C0_d GMAC1 TXD3/SDIO D1 M1/I2S3 SCLK/AUDDSM LN/FSPI D2		_	
_M2/I2C6_SCL_M4/PWM11_IR_M0/SPI4_MOSI_M1/GPIO3_A1	AR37	VSS 199	P17
M2/12C0_3CL_M4/FWM11_IK_M0/3F14_M031_M1/GF103_A1	AK37	V33_199	F17
GMAC1 TXD2/SDIO D0 M1/I2S3 MCLK/FSPI D0 M2/I2C6 S			
DA M4/PWM10 M0/SPI4 MISO M1/GPIO3 A0 u	AR38	VSS_200	P18
GMAC1_RXD1/I2S2_SCLK_RX_M1/MIPI_CAMERA3_CLK_M1/P	AR39	VSS_201	P19
WM9_M0/GPIO3_B0_u			
VSS_516	AR40	VDD_CPU_BIG0_8	P23
VSS_517	AR41	VSS_202	P25
SDMMC_D3/PDM1_SDI0_M0/JTAG_TMS_M0/I2C8_SDA_M0/UA	AT1	VSS_203	P26
RT5_RTSN_M0/PWM10_M1/GPIO4_D3_u	AT2	VSS 204	P27
VSS_518 DDR_CH0_WCK1N_A	AT3	VSS_204 VSS_205	P27 P28
DDR_CH0_WCK1N_A  DDR_CH0_WCK1P_A	AT4	VSS_206	P28 P29
VSS_519	AT5	VSS_207	P30
			P31
VSS 520	AT6	VSS 208	
VSS_520 AVSS_48	AT6 AT7	VSS_208 VSS_209	P32
			P32 P33
AVSS_48 AVSS_49 USB20_AVDD_3V3	AT7 AT8 AT10	VSS_209 VSS_210 VSS_211	P33 P34
AVSS_48 AVSS_49	AT7 AT8	VSS_209 VSS_210 VSS_211 PDM0_SDI0_M0/SPI1_CS1_M2/GPI01_D5_d	P33
AVSS_48 AVSS_49 USB20_AVDD_3V3 USB20_DVDD_0V75_1	AT7 AT8 AT10 AT11	VSS_209 VSS_210 VSS_211	P33 P34 P38
AVSS_48 AVSS_49 USB20_AVDD_3V3	AT7 AT8 AT10	VSS_209 VSS_210 VSS_211 PDM0_SDI0_M0/SPI1_CS1_M2/GPI01_D5_d 12S0_LRCK_TX/I2C2_SCL_M3/UART4_RTSN/GPI01_C5_d	P33 P34
AVSS_48 AVSS_49 USB20_AVDD_3V3 USB20_DVDD_0V75_1	AT7 AT8 AT10 AT11	VSS_209 VSS_210 VSS_211 PDM0_SDI0_M0/SPI1_CS1_M2/GPI01_D5_d I2S0_LRCK_TX/I2C2_SCL_M3/UART4_RTSN/GPI01_C5_d I2S0_SD03/I2S0_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/	P33 P34 P38
AVSS_48 AVSS_49 USB20_AVDD_3V3 USB20_DVDD_0V75_1 USB20_DVDD_0V75_2 USB20_AVDD_1V8_1	AT7 AT8 AT10 AT11 AT12 AT13	VSS_209 VSS_210 VSS_211 PDM0_SDI0_M0/SPI1_CS1_M2/GPI01_D5_d 12S0_LRCK_TX/I2C2_SCL_M3/UART4_RTSN/GPI01_C5_d 12S0_SD03/I2S0_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/UART4_TX_M0/PWM0_M1/SPI1_CLK_M2/GPI01_D2_d	P33 P34 P38 P39 P40
AVSS_48  AVSS_49  USB20_AVDD_3V3  USB20_DVDD_0V75_1  USB20_DVDD_0V75_2  USB20_AVDD_1V8_1  USB20_AVDD_1V8_2	AT7 AT8 AT10 AT11 AT12	VSS_209 VSS_210 VSS_211 PDM0_SDI0_M0/SPI1_CS1_M2/GPI01_D5_d I2S0_LRCK_TX/I2C2_SCL_M3/UART4_RTSN/GPI01_C5_d I2S0_SD03/I2S0_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/	P33 P34 P38 P39
AVSS_48  AVSS_49  USB20_AVDD_3V3  USB20_DVDD_0V75_1  USB20_DVDD_0V75_2  USB20_AVDD_1V8_1  USB20_AVDD_1V8_2  CIF_HREF/BT1120_D8/I2S1_SD01_M0/PCIE20X1_1_BUTTON_	AT7 AT8 AT10 AT11 AT12 AT13 AT14	VSS_209 VSS_210 VSS_211 PDM0_SDI0_M0/SPI1_CS1_M2/GPIO1_D5_d I2S0_LRCK_TX/I2C2_SCL_M3/UART4_RTSN/GPIO1_C5_d I2S0_SD03/I2S0_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/UART4_TX_M0/PWM0_M1/SPI1_CLK_M2/GPIO1_D2_d I2S0_SD00/I2C4_SCL_M4/UART4_CTSN/GPIO1_C7_d	P33 P34 P38 P39 P40 P41
AVSS_48  AVSS_49  USB20_AVDD_3V3  USB20_DVDD_0V75_1  USB20_DVDD_0V75_2  USB20_AVDD_1V8_1  USB20_AVDD_1V8_2	AT7 AT8 AT10 AT11 AT12 AT13	VSS_209 VSS_210 VSS_211 PDM0_SDI0_M0/SPI1_CS1_M2/GPI01_D5_d 12S0_LRCK_TX/I2C2_SCL_M3/UART4_RTSN/GPI01_C5_d 12S0_SD03/I2S0_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/UART4_TX_M0/PWM0_M1/SPI1_CLK_M2/GPI01_D2_d	P33 P34 P38 P39 P40
AVSS_48  AVSS_49  USB20_AVDD_3V3  USB20_DVDD_0V75_1  USB20_DVDD_0V75_2  USB20_AVDD_1V8_1  USB20_AVDD_1V8_2  CIF_HREF/BT1120_D8/I2S1_SD01_M0/PCIE20X1_1_BUTTON_RSTN/I2C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_	AT7 AT8 AT10 AT11 AT12 AT13 AT14	VSS_209 VSS_210 VSS_211 PDM0_SDI0_M0/SPI1_CS1_M2/GPIO1_D5_d I2S0_LRCK_TX/I2C2_SCL_M3/UART4_RTSN/GPIO1_C5_d I2S0_SD03/I2S0_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/UART4_TX_M0/PWM0_M1/SPI1_CLK_M2/GPIO1_D2_d I2S0_SD00/I2C4_SCL_M4/UART4_CTSN/GPIO1_C7_d	P33 P34 P38 P39 P40 P41
AVSS_48  AVSS_49  USB20_AVDD_3V3  USB20_DVDD_0V75_1  USB20_DVDD_0V75_2  USB20_AVDD_1V8_1  USB20_AVDD_1V8_2  CIF_HREF/BT1120_D8/12S1_SD01_M0/PCIE20X1_1_BUTTON_RSTN/12C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_M1/CAN1_RX_M1/GPI04_B2_u	AT7 AT8 AT10 AT11 AT12 AT13 AT14 AT15	VSS_209 VSS_210 VSS_211 PDM0_SDI0_M0/SPI1_CS1_M2/GPI01_D5_d I2S0_LRCK_TX/I2C2_SCL_M3/UART4_RTSN/GPI01_C5_d I2S0_SD03/I2S0_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/UART4_TX_M0/PWM0_M1/SPI1_CLK_M2/GPI01_D2_d I2S0_SD00/I2C4_SCL_M4/UART4_CTSN/GPI01_C7_d DDR_CH0_A2_B	P33 P34 P38 P39 P40 P41
AVSS_48  AVSS_49  USB20_AVDD_3V3  USB20_DVDD_0V75_1  USB20_DVDD_0V75_2  USB20_AVDD_1V8_1  USB20_AVDD_1V8_2  CIF_HREF/BT1120_D8/I2S1_SD01_M0/PCIE20X1_1_BUTTON_ RSTN/I2C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_ M1/CAN1_RX_M1/GPI04_B2_U  AVSS_50  TYPEC0_DP0_VDD_0V85  AVSS_51	AT7 AT8 AT10 AT11 AT12 AT13 AT14 AT15 AT16	VSS_209  VSS_210  VSS_211  PDM0_SDI0_M0/SPI1_CS1_M2/GPI01_D5_d  I2S0_LRCK_TX/I2C2_SCL_M3/UART4_RTSN/GPI01_C5_d  I2S0_SD03/I2S0_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/UART4_TX_M0/PWM0_M1/SPI1_CLK_M2/GPI01_D2_d  I2S0_SD00/I2C4_SCL_M4/UART4_CTSN/GPI01_C7_d  DDR_CH0_A2_B  DDR_CH0_A1_B  VSS_212  VSS_213	P33 P34 P38 P39 P40 P41 R1 R2 R3 R4
AVSS_48  AVSS_49  USB20_AVDD_3V3  USB20_DVDD_0V75_1  USB20_DVDD_0V75_2  USB20_AVDD_1V8_1  USB20_AVDD_1V8_2  CIF_HREF/BT1120_D8/12S1_SD01_M0/PCIE20X1_1_BUTTON_RSTN/12C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_M1/CAN1_RX_M1/GPI04_B2_u  AVSS_50  TYPEC0_DP0_VDD_0V85  AVSS_51  AVSS_52	AT7 AT8 AT10 AT11 AT12 AT13 AT14 AT15 AT16 AT16 AT18 AT19 AT20	VSS_209  VSS_210  VSS_211  PDM0_SDI0_M0/SPI1_CS1_M2/GPI01_D5_d  I2S0_LRCK_TX/I2C2_SCL_M3/UART4_RTSN/GPI01_C5_d  I2S0_SD03/I2S0_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/ UART4_TX_M0/PWM0_M1/SPI1_CLK_M2/GPI01_D2_d  I2S0_SD00/I2C4_SCL_M4/UART4_CTSN/GPI01_C7_d  DDR_CH0_A2_B  DDR_CH0_A1_B  VSS_212  VSS_213  VSS_214	P33 P34 P38 P39 P40 P41 R1 R2 R3 R4 R8
AVSS_48  AVSS_49  USB20_AVDD_3V3  USB20_DVDD_0V75_1  USB20_DVDD_0V75_2  USB20_AVDD_1V8_1  USB20_AVDD_1V8_2  CIF_HREF/BT1120_D8/12S1_SD01_M0/PCIE20X1_1_BUTTON_RSTN/12C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_M1/CAN1_RX_M1/GPI04_B2_u  AVSS_50  TYPEC0_DP0_VDD_0V85  AVSS_51  AVSS_52  AVSS_53	AT7 AT8 AT10 AT11 AT12 AT13 AT14 AT15 AT16 AT18 AT19 AT20 AT21	VSS_209  VSS_210  VSS_211  PDM0_SDI0_M0/SPI1_CS1_M2/GPI01_D5_d  I2S0_LRCK_TX/I2C2_SCL_M3/UART4_RTSN/GPI01_C5_d  I2S0_SD03/I2S0_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/UART4_TX_M0/PWM0_M1/SPI1_CLK_M2/GPI01_D2_d  I2S0_SD00/I2C4_SCL_M4/UART4_CTSN/GPI01_C7_d  DDR_CH0_A2_B  DDR_CH0_A1_B  VSS_212  VSS_213  VSS_214  DDR_CH0_VDDQ_2	P33 P34 P38 P39 P40 P41 R1 R2 R3 R4 R8 R10
AVSS_48  AVSS_49  USB20_AVDD_3V3  USB20_DVDD_0V75_1  USB20_DVDD_0V75_2  USB20_AVDD_1V8_1  USB20_AVDD_1V8_2  CIF_HREF/BT1120_D8/12S1_SD01_M0/PCIE20X1_1_BUTTON_RSTN/12C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_M1/CAN1_RX_M1/GPI04_B2_u  AVSS_50  TYPEC0_DP0_VDD_0V85  AVSS_51  AVSS_52	AT7 AT8 AT10 AT11 AT12 AT13 AT14 AT15 AT16 AT16 AT18 AT19 AT20	VSS_209  VSS_210  VSS_211  PDM0_SDI0_M0/SPI1_CS1_M2/GPI01_D5_d  I2S0_LRCK_TX/I2C2_SCL_M3/UART4_RTSN/GPI01_C5_d  I2S0_SD03/I2S0_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/ UART4_TX_M0/PWM0_M1/SPI1_CLK_M2/GPI01_D2_d  I2S0_SD00/I2C4_SCL_M4/UART4_CTSN/GPI01_C7_d  DDR_CH0_A2_B  DDR_CH0_A1_B  VSS_212  VSS_213  VSS_214	P33 P34 P38 P39 P40 P41 R1 R2 R3 R4 R8

		-	
Pin Name  MIPI_D/C_PHY1_VREG	Pin AT27	VSS 216	Pin R20
AVSS 56	AT29	VSS 217	R21
MIPI_D/C_PHY0_VDD_1V8_2	AT30	VDD_CPU_BIG0_9	R23
MIPI_D/C_PHY0_VREG	AT33	VDD_CPU_BIG0_10	R24
VSS_521  GMAC1_RXD0/MIPI_CAMERA2_CLK_M1/PWM8_M0/GPIO3_A7_	AT36	VSS_218	R25
u	AT37	VDD_CPU_BIG1_1	R26
GMAC1_RXD2/SDIO_D2_M1/I2S3_LRCK/AUDDSM_LP/FSPI_D2 _M2/UART8_TX_M1/SPI4_CLK_M1/GPIO3_A2_u	AT38	VDD_CPU_BIG1_2	R27
GMAC1_TXCLK/SDIO_CMD_M1/I2S3_SDI/AUDDSM_RP/UART8 _RTSN_M1/SPI4_CS1_M1/GPIO3_A4_d	AT39	VDD_CPU_BIG1_3	R28
GMAC1_RXD3/SDIO_D3_M1/I2S3_SDO/AUDDSM_RN/FSPI_D3 _M2/UART8_RX_M1/SPI4_CS0_M1/GPIO3_A3_u	AT40	VDD_CPU_BIG1_4	R29
MIPI_CSI0_D2P	AT41	VDD_CPU_BIG1_5	R30
MIPI_CSIO_D2N	AT42	VDD_CPU_BIG1_6	R31
SDMMC_CMD/PDM1_CLK1_M0/MCU_JTAG_TCK_M0/CAN0_TX_ M1/UART5 RX M0/PWM7 IR M1/GPIO4 D4 u	AU1	VDD_CPU_BIG1_7	R32
VSS_522	AU2	VDD_CPU_BIG1_8	R33
VSS_523	AU3	VSS_219	R35
VSS_524	AU4	PMUIO1_1V8_2 I2C3_SDA_M0/UART3_RX_M0/SPI4_MISO_M0/GPIO1_C	R36
USB20_HOST1_REXT	AU6	0_z	R38
TYPECO_USB20_OTG0_REXT	AU7	I2SO_SDI1/PDM0_SDI3_M0/I2C1_SDA_M4/UART4_RX_ M0/PWM1_M1/SPI1_CS0_M2/GPI01_D3_d	R39
AVSS_57  CIF_D5/BT1120_D5/I2S1_SDI0_M0/I2C3_SDA_M2/UART3_TX	AU8	VSS_220	T2
_M2/SPI2_MOSI_M1/GPIO4_A5_d	AU15	VSS_221	T3
AVSS_58	AU16	VSS_222	T4
AVSS_59 AVSS 60	AU18 AU19	DDR_CH0_VDDQ_3 DDR_CH0_VDD_1	T10 T12
AVSS_60 AVSS_61	AU21	DDR_CH0_VDD_1  DDR_CH0_VDD_2	T13
MIPI_CAMERAO_CLK_M0/SPDIF1_TX_M1/I2S1_SDO0_M0/SAT A2_ACT_LED_M0/I2C6_SCL_M3/UART8_RX_M0/SPI0_CS1_M1	AU22	VDD_VDENC_3	T15
/GPIO4_B1_u   BT1120_D11/UART9_RX_M1/PWM12_M1/SPI3_MISO_M1/GPIO   4_B5_d	AU23	VSS_224	T16
AVSS 62	AU24	VSS 225	T17
AVSS_63	AU25	VSS_226	T18
AVSS_64	AU27	VSS_227	T20
AVSS_65	AU28	VSS_228	T21
AVSS_66  CIF_D11/PCIE20X1_2_CLKREQN_M0/HDMI_TX0_SCL_M2/I2C5	AU29	VSS_229	T24
SCL_MO/SPI3_MOSI_M3/GPIO3_C7_u  AVSS 67	AU30 AU31	VSS_230 VDD_CPU_BIG1_9	T25 T26
CIF_D8/FSPI_CS0N_M2/CAN2_RX_M0/UART5_TX_M1/SPI3_CS 0 M3/GPIO3 C4 u	AU34	VSS_231	T35
VSS_525	AU35	VSS_232	T36
VSS_526	AU38	VSS_233	T37
VSS_527 VSS_528	AU39 AU40	VSS_234 VSS_235	T38 T39
MIPI_CSI0_CLK1P	AU41	VSS_236	T40
MIPI_CSIO_CLK1N	AU42	XIN_24M	T41
SDMMC_D2/PDM1_SDI1_M0/JTAG_TCK_M0/I2C8_SCL_M0/UA RT5_CTSN_M0/GPIO4_D2_u	AV1	XOUT_24M	T42
SDMMC_D0/PDM1_SDI3_M0/JTAG_TCK_M1/I2C3_SCL_M4/UA RT2_TX_M1/PWM8_M1/GPIO4_D0_u	AV2	VSS_223	T7
DDR_CH0_DQS1N_A	AV3	DDR_CH0_A0_A	U1
DDR_CH0_DQS1P_A VSS_529	AV4 AV5	DDR_CH0_A0_B DDR_CH0_DQ0_B	U2 U3
USB20_HOST0_DM	AV6	DDR CH0 DQ6 B	U4
USB20_HOST1_DP	AV7	DDR_CH0_DQ3_B	U5
AVSS_68	AV8	VSS_237	U6
AVSS_69 TYPEC0_USB20_VBUSDET	AV9 AV10	VSS_238 VSS_239	U7 U8
SARADC IN2	AV10 AV11	DDR CH0 VDD 3	U12
AVSS_70	AV12	DDR_CH0_VDD_4	U13
SARADC_IN3	AV13	VDD_VDENC_4	U15
AVSS_71	AV14	VSS_240	U16
AVSS_72 AVSS_73	AV15 AV16	VSS_241 VSS_242	U17 U18
CIF_D6/BT1120_D6/I2S1_SDI1_M0/I2C5_SCL_M2/UART3_RX	AV18	VSS_242 VSS_243	U20
M2/SPI2_CLK_M1/GPI04_A6_d  CIF_D0/BT1120_D0/12S1_MCLK_M0/PCIE20X1_1_CLKREQN_M 1/LADTO_DTSN_M1/SPI0_MISO_M1/GPI04_A0_d	AV19	VSS_244	U21
1/UART9_RTSN_M1/SPI0_MISO_M1/GPI04_A0_d  AVSS_74	AV21	VSS_245	U22
BT1120_D13/PCIE20X1_2_CLKREQN_M1/HDMI_TX0_SCL_M0/I 2C5_SDA_M1/SPI3_CLK_M1/GPIO4_B7_u	AV22	VSS_246	U23
CIF_VSYNC/BT1120_D9/12S1_SD02_M0/PCIE20X1_2_BUTTON _RSTN/I2C7_SDA_M3/UART8_CTSN_M0/PWM15_IR_M1/CAN1 _TX_M1/GPI04_B3_u	AV23	VSS_247	U24
AVSS_75	AV25	VSS_248	U25
CIF_D2/BT1120_D2/I2S1_LRCK_TX_M0/PCIE20X1_1_PERSTN _M1/SPI0_CLK_M1/GPIO4_A2_d	AV26	VDD_CPU_BIG1_10	U26
CIF_CLKOUT/BT1120_D10/I2S1_SD03_M0/DP0_HPDIN_M0/SP DIF0_TX_M1/UART9_TX_M1/PWM11_IR_M1/GPIO4_B4_u	AV27	I2S0_SCLK_RX/PDM0_CLK1_M0/I2C2_SDA_M3/PWM11_ IR_M2/SPI4_CS1_M0/GPIO1_C4_d	U35
AVSS_76	AV29	I2SO_MCLK/I2C6_SDA_M1/UART3_RTSN/PWM3_IR_M2/ SPI4_CLK_M0/GPIO1_C2_d	U36
CIF_D10/SPI3_MISO_M3/GPIO3_C6_u	AV30	I2S0_SD01/I2C7_SCL_M0/UART6_TX_M2/SPI1_MISO_ M2/GPI01_D0_d	U37

KR33003 Datasneet			
Pin Name	Pin	Pin Name	Pin
HDMI_TX0_HPD_M1/MCU_JTAG_TCK_M1/UART9_RX_M2/SPI0	AV31	I2SO_SDO2/I2SO_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/	U38
CS0_M3/GPIO3_D4_d AVSS_77	AV32	UART6_RX_M2/SPI1_MOSI_M2/GPIO1_D1_d  VSS 249	U39
AVSS_78	AV33	VSS_250	U40
CIF_D9/FSPI_CS1N_M2/CAN2_TX_M0/UART5_RX_M1/SPI3_CS	AV34	VSS_251	U41
1_M3/GPIO3_C5_u			
GMAC1_TXD1/I2S2_MCLK_M1/UART2_CTSN/GPIO3_B4_u VSS 530	AV35 AV36	DDR_CH0_CKB_B DDR_CH0_CK_B	V1 V2
ETH1_REFCLKO_25M/MIPI_CAMERA1_CLK_M1/I2C4_SCL_M0/			
GPIO3_A6_d	AV37	VSS_252	V3
GMAC1_RXCLK/SDIO_CLK_M1/MIPI_CAMERAO_CLK_M1/FSPI_	AV38	DDR_CH0_DM0_B	V5
CLK_M2/I2C4_SDA_M0/UART8_CTSN_M1/GPIO3_A5_d	71100	551(_6.16_5116_5	
GMAC1_RXDV_CRS/I2S2_LRCK_RX_M1/MIPI_CAMERA4_CLK_ M1/UART2_TX_M2/PWM2_M1/GPIO3_B1_d	AV39	VSS_253	V6
GMAC1_MDC/MIPI_TEO/I2C8_SCL_M4/UART7_RTSN_M1/PWM		Vac 254	
14_M0/SPI1_CS0_M1/GPIO3_C2_d	AV40	VSS_254	V7
VSS_531	AV41	VSS_255	V8
VSS_532	AW3	DDR_CH0_VDDQ_4	V10
VSS_533 USB20_HOST0_REXT	AW4 AW5	DDR_CH0_VDD_MIF_1 DDR_CH0_VDD_MIF_2	V12 V13
USB20 HOSTO DP	AW6	DDR_CH0_VDD_MIF_3	V14
USB20_HOST1_DM	AW7	VSS_256	V16
AVSS_79	AW8	VSS_257	V17
AVSS_80	AW9	VSS_258	V19
TYPECO_USB2O_OTG_ID	AW10	VSS_259	V23
TYPECO_DPO_REXT  AVSS 81	AW11 AW12	VSS 260 VSS 261	V24 V25
SARADC IN5	AW12 AW13	VDD_CPU_BIG1_MEM_1	V25
AVSS_82	AW14	VDD_CPU_BIG1_MEM_2	V27
SARADC_INO_BOOT	AW15	VDD_CPU_BIG1_MEM_3	V28
AVSS_83	AW16	VDD_CPU_BIG1_MEM_4	V29
AVSS_84  CIF_D1/BT1120_D1/I2S1_SCLK_TX_M0/PCIE20X1_1_WAKEN_	AW17	VSS_262	V30
M1/UART9_CTSN_M1/SPI0_MOSI_M1/GPIO4_A1_d	AW18	VSS_263	V31
CIF_D4/BT1120_D4/I2S1_LRCK_RX_M0/I2C3_SCL_M2/UART0	A)4/10	VCC 264	\/22
_RX_M2/SPI2_MISO_M1/GPIO4_A4_d	AW19	VSS_264	V32
AVSS_85	AW21	VSS_265	V33
BT1120_D12/SATA0_ACT_LED_M0/I2C5_SCL_M1/PWM13_M1/	AW22	VSS_266	V34
SPI3_MOSI_M1/GPIO4_B6_d BT1120_D14/PCIE20X1_2_WAKEN_M1/HDMI_TX0_SDA_M0/I2			
C8_SCL_M3/SPI3_CS0_M1/GPIO4_C0_u	AW23	PMUIO2_1	V35
AVSS_86	AW25	PMUIO2_2	V36
CIF_D7/BT1120_D7/I2S1_SDI2_M0/I2C5_SDA_M2/SPI2_CS0_	AW26	PMUIO2_1V8_1	V37
M1/GPIO4_A7_d	711120	1110102_110_1	• • • •
CIF_CLKIN/BT1120_CLKOUT/I2S1_SDI3_M0/I2C6_SDA_M3/U ART8_TX_M0/SPI2_CS1_M1/GPIO4_B0_d	AW27	VSS_267	V38
AVSS 87	AW28	VSS 268	V39
AVSS_88	AW29	VSS_269	V40
MCU_JTAG_TMS_M1/UART9_TX_M2/PWM11_IR_M3/SPI0_CS1	AW30	TVSS	V41
_M3/GPIO3_D5_d	711150	1	*
CIF_D12/PCIE20X1_2_WAKEN_M0/HDMI_TX0_SDA_M2/I2C5_ SDA_M0/UART4_RX_M1/PWM8_M2/SPI3_CLK_M3/GPIO3_D0_	AW31	NPOR	V42
u	////	All of	V 12
AVSS_89	AW32	VSS_270	W2
AVSS_90	AW33	VSS_271	W5
GMAC1_TXER/I2S2_SDI_M1/UART2_RX_M2/PWM3_IR_M1/GPI	AW34	VSS_272	W7
O3_B2_d GMAC1_TXD0/I2S2_SD0_M1/UART2_RTSN/GPIO3_B3_u	AW35	VSS 273	W8
AVSS_91	AW36	VSS_274	W9
GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3	AW37	DDR_CH0_VDDQ_5	W10
_RX_M1/PWM13_M0/GPIO3_B6_d		· ·	
GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d	AW38	VDD_VDENC_5	W16
GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d	AW39	VDD_VDENC_MEM_1	W17
AVSS_92	AW40	VSS_275	W18
MIPI_DPHY0_RX_D3P/NO_USE	AW41	VSS_276	W19
MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C	AW42	VSS_277	W22
HDMI_TX0_SBDN/EDP_TX0_AUXN	AY1	VSS_278	W23
AVSS_93 HDMI/eDP_TX0_REXT	AY2 AY3	VSS_279 VSS_280	W24 W26
AVSS 94	AY3 AY4	VDD_LOGIC_3	W26 W33
AVSS 95	AY5	REFCLK_OUT/GPIO0_A0_d	W38
AVSS_96	AY7	SPI2_MOSI_M2/I2C0_SDA_M0/GPIO0_A6_z	W39
AVSS_97	AY8	SPI2_CS0_M2/I2C1_SDA_M1/PWM5_M0/UART0_TX_M1/	W40
		GPIO0_B1_z	
TYPECO_USB2O_OTG_DM TYPECO_USB2O_OTG_DP	AY10 AY11	PMIC_SLEEP1/GPIO0_A2_d PMIC_INT_L/GPIO0_A7_u	W41 W42
AVSS_99	AY11 AY12	DDR CHO A4 A	Y1
SARADC_IN1	AY13	DDR_CH0_LP4/4X_CS0_A	Y2
AVSS_100	AY14	VSS_281	Y3
SARADC_IN4	AY15	VSS_282	Y4
AVSS_101	AY16	VSS_283	Y5
AVSS_102 AVSS_103	AY17 AY18	VSS_284 DDR_CH0_VDDQ_6	Y6 Y10
CIF_D3/BT1120_D3/I2S1_SCLK_RX_M0/UART0_TX_M2/GPIO4			
_A3_d	AY19	VSS_285	Y11
AVSS_104	AY21	DDR_CH0_PLL_AVDD1V8	Y14
AVSS_105	AY22	VDD_VDENC_MEM_2	Y17
AVSS_106	AY23	VSS_286	Y18

Pin Name	Pin	Pin Name	Pin
AVSS_107	AY25	VSS_287	Y19
BT1120_D15/SPDIF1_TX_M2/PCIE20X1_2_PERSTN_M1/HDMI_ TX0_CEC_M0/I2C8_SDA_M3/PWM6_M1/SPI3_CS1_M1/GPIO4_ C1_d	AY26	VSS_288	Y22
CIF_D13/PCIE20X1_2_PERSTN_M0/UART4_TX_M1/PWM9_M2/ SPI0_MISO_M3/GPIO3_D1_d	AY27	VSS_289	Y23
AVSS_108	AY28	VSS_290	Y24
AVSS_109	AY29	PLL_DVDD0V75	Y26
CIF_D14/I2C7_SCL_M2/UART9_RTSN_M2/SPI0_MOSI_M3/GPI O3_D2_d	AY30	VSS_291	Y28
CIF_D15/I2C7_SDA_M2/UART9_CTSN_M2/PWM10_M2/SPI0_C LK_M3/GPIO3_D3_d	AY31	VSS_292	Y29
AVSS_110	AY32	VSS_293	Y30
AVSS_111	AY33	VSS_294	Y31
GMAC1_PTP_REF_CLK/I2C3_SCL_M1/SPI1_MOSI_M1/GPIO3_B 7_d	AY34	VSS_295	Y32
GMAC1_TXEN/I2S2_SCLK_TX_M1/CAN1_RX_M0/UART3_TX_M 1/PWM12_M0/GPIO3_B5_u	AY35	VDD_LOGIC_4	Y33
AVSS_112	AY36	PMUIO2_1V8_2	Y37
AVSS_113	AY37	SPI2_MISO_M2/I2C0_SCL_M0/GPIO0_B3_z	Y38
AVSS_114	AY39	SPI2_CLK_M2/SDMMC_PWREN/PMU_DEBUG/GPI00_A5_ d	Y39
MIPI_DPHY0_RX_D1N/MIPI_CPHY0_RX_TRIO0_C	AY40	EMMC_D1/FSPI_D1_M0/GPIO2_D1_u	Y40
AVSS_115	AY41	EMMC_D0/FSPI_D0_M0/GPIO2_D0_u	Y41
MIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO2_B	AY42		

## **Chapter 3 Electrical Specification**

## 3.1 Absolute Ratings

The below table provides the absolute ratings.

Absolute maximum or minimum ratings specify the values beyond which the device may be damaged permanently. Long-term exposure to absolute maximum ratings conditions may affect device reliability.

Table 3-1 Absolute ratings

Parameters	Related Power Group	Min	Max	Unit
r arameters	VDD_CPU_BIG0		Tiux	0
Supply voltage for CPU	VDD_CPU_BIG1 VDD_CPU_LIT	-0.3	1.1	V
Supply voltage for CPU memory	VDD_CPU_BIGO_MEM VDD_CPU_BIG1_MEM VDD_CPU_LIT_MEM	-0.3	1.1	V
Supply voltage for GPU	VDD_GPU	-0.3	1.1	V
Supply voltage for GPU memory	VDD_GPU_MEM	-0.3	1.1	V
Supply voltage for NPU	VDD_NPU	-0.3	1.1	V
Supply voltage for NPU memory	VDD_NPU_MEM	-0.3	1.1	V
Supply voltage for VCODEC	VDD_VDENC	-0.3	0.95	V
Supply voltage for VCODEC memory	VDD_VDENC_MEM	-0.3	0.95	V
Supply voltage for core logic	VDD_LOGIC	-0.3	0.95	V
0.75V supply voltage	PMU_0V75 PLL_DVDD0V75 USB20_DVDD_0V75 HDMI/eDP_TX0_VDD_0V75 HDMI/eDP_TX0_AVDD_0V75 MIPI_CSI0_AVCC0V75 OTP_VDDOTP_0V75	-0.3	0.95	V
0.85V supply voltage	DDR_CH0_VDD  DDR_CH0_VDD_MIF  DDR_CH0_PLL_DVDD  DDR_CH1_VDD  DDR_CH1_VDD_MIF  DDR_CH1_PLL_DVDD  TYPEC0_DP0_VDD_0V85  TYPEC0_DP0_VDDA_0V85  MIPI_D/C_PHY0_VDD  MIPI_D/C_PHY1_VDD  PCIE20_SATA30_USB30_2_AVDD_0V85	-0.3	1.00	V
1.2V supply voltage	MIPI_D/C_PHY_VDD_1V2	-0.3	1.35	V
1.8V supply voltage	DDR_CH0_PLL_AVDD1V8 DDR_CH1_PLL_AVDD1V8 PLL_AVDD1V8 USB20_AVDD_1V8 TYPEC0_DP0_VDDH_1V8 HDMI/eDP_TX0_VDD_CMN_1V8 HDMI/eDP_TX0_VDD_IO_1V8 MIPI_CSI0_AVCC1V8 MIPI_D/C_PHY_VDD_1V8 PCIE20_SATA30_0_AVDD_1V8 PCIE20_SATA30_USB30_2_AVDD_1V8 SARADC_AVDD_1V8 OSC_1V8	-0.5	1.98	V
3.3V supply voltage	USB20_AVDD_3V3	-0.5	3.63	V
1.8V only GPIO supply voltage	PMUIO1_1V8 EMMCIO_1V8 VCCIO1_1V8	-0.5	1.98	V
1.8V/3.3V GPIO supply voltage	PMUIO2_1V8 VCCIO2_1V8 VCCIO4_1V8 VCCIO5_1V8 VCCIO6_1V8	-0.5	3.63	V
Supply voltage for DDR IO (LPDDR4/4X 0.6V; LPDDR5 0.5V)	DDR_CH0_VDDQ DDR_CH0_VDDQ_CK DDR_CH1_VDDQ	-0.3	0.7	V

Parameters	Related Power Group	Min	Max	Unit
	DDR_CH1_VDDQ_CK			
Supply voltage for DDR IO (LPDDR4/4X 1.1V; LPDDR5 1.05V)	DDR_CH0_VDDQ_CKE DDR_CH1_VDDQ_CKE	-0.3	1.25	V
Storage Temperature	Tstg	-40	125	°C
Max Conjunction Temperature	Tj	NA	125	°C

## **3.2 Recommended Operating Condition**Following table describes the recommended operating condition.

Table 3-2 Recommended operating condition

Parameters	Symbol	Min	Тур	Max	Unit
Voltage for CPU BigCore 0	VDD_CPU_BIG0	0.55	0.75	1.05	V
Voltage for CPU BigCore 0 Memory	VDD_CPU_BIG0_MEM	0.675	0.75	1.05	V
Voltage for CPU BigCore 1	VDD_CPU_BIG1	0.55	0.75	1.05	V
Voltage for CPU BigCore 1 Memory	VDD_CPU_BIG1_MEM	0.675	0.75	1.05	V
Voltage for CPU LitCore and DSU	VDD_CPU_LIT	0.55	0.75	0.95	V
Voltage for CPU LitCore and DSU Memory	VDD_CPU_LIT_MEM	0.675	0.75	0.95	V
Voltage for GPU	VDD_GPU	0.55	0.75	0.95	V
Voltage for GPU Memory	VDD_GPU_MEM	0.675	0.75	0.95	V
Voltage for NPU	VDD_NPU	0.55	0.75	0.95	V
Voltage for NPU Memory	VDD_NPU_MEM	0.675	0.75	0.95	٧
Voltage for VCODEC	VDD_VDENC	0.675	0.75	0.825	V
Voltage for VCODEC Memory	VDD_VDENC_MEM	0.675	0.75	0.825	V
Voltage for Logic	VDD_LOGIC	0.675	0.75	0.825	V
Voltage for PMU	PMU_0V75	0.675	0.75	0.825	V
Digital GPIO Power (1.8V only)	PMUIO1_1V8, VCCIO1_1V8	1.65	1.8	1.95	V
Digital GPIO Power (3.3V/1.8V)	PMUIO2_1V8, VCCIO2_1V8, VCCIO4_1V8, VCCIO5_1V8, VCCIO6_1V8	2.7 1.65	3.3 1.8	3.6 1.95	V
eMMC IO Power (1.8V)	EMMCIO_1V8	1.65	1.8	1.95	V
DDR CH0 Logic power(0.85V)	DDR_CH0_VDD, DDR_CH0_VDD_MIF, DDR_CH1_VDD, DDR_CH1_VDD_MIF	0.675	0.85	0.935	V
DDR CH0_PLL power(0.85V)	DDR_CH0_PLL_DVDD, DDR_CH1_PLL_DVDD	0.675	0.75	0.8925	V
DDR CH0_PLL power(1.8V)	DDR_CH0_PLL_AVDD1V8, DDR_CH1_PLL_AVDD1V8	1.62	1.8	1.98	V
LPDDR4 IO VDDQ power	DDR_CH0_VDDQ, DDR_CH0_VDDQ_CK,	0.57	0.6	0.63	V
LPDDR4 Retention IO VDDQ Power	DDR_CH0_VDDQ_CKE, DDR_CH1_VDDQ_CKE	1.045	1.1	1.155	V
LPDDR5 IO VDDQ power	DDR_CH0_VDDQ, DDR_CH0_VDDQ_CK,	0.475	0.5	0.525	V
LPDDR5 Retention IO VDDQ Power	DDR_CH0_VDDQ_CKE, DDR_CH1_VDDQ_CKE	1.0	1.05	1.1	V
PLL Analog Power(0.75V)	PLL_DVDD0V75	0.675	0.75	0.8925	V
PLL Analog Power(1.8V)	PLL_AVDD1V8	1.62	1.8	1.98	V
USB 2.0 Analog Power (0.75V)	USB20_DVDD_0V75	0.6975	0.75	0.825	V
USB 2.0 Analog Power (1.8V)	USB20_AVDD_1V8	1.674	1.8	1.98	V
USB 2.0 Analog Power (3.3V)	USB20_AVDD_3V3	3.069	3.3	3.63	V
USB & DP Analog Power (0.85V)	TYPEC0_DP0_VDD_0V85, TYPEC0_DP0_VDDA_0V85	0.8075	0.85	0.8925	V
USB & DP Analog Power (1.8V)	TYPEC0_DP0_VDDH_1V8	1.71	1.8	1.89	V

Parameters	Symbol	Min	Тур	Max	Unit
Combo PIPE PHY Analog Power(0.9V)	PCIE20_SATA30_0_AVDD_0V85, PCIE20_SATA30_USB30_2_AVDD_0V85	0.8	0.85	0.935	V
Combo PIPE PHY Analog Power(1.8V)	PCIE20_SATA30_0_AVDD_1V8, PCIE20_SATA30_USB30_2_AVDD_1V8	1.62	1.8	1.98	V
MIPI CSI DPHY Analog Power(0.75V)	MIPI_CSI0_AVCC0V75	0.675	0.75	0.825	V
MIPI CSI DPHY Analog Power(1.8V)	MIPI_CSI0_AVCC1V8	1.62	1.8	1.98	V
MIPI DCPHY Analog Power (0.85V)	MIPI_D/C_PHY_VDD, MIPI_D/C_PHY1_VDD	0.7125	0.85	0.8925	V
MIPI DCPHY Analog Power (1.2V)	MIPI_D/C_PHY_VDD_1V2	1.14	1.2	1.26	V
MIPI DCPHY Analog Power (1.8V)	MIPI_D/C_PHY_VDD_1V8	1.71	1.8	1.89	V
HDMI/eDP TX Digital Power (0.75V)	HDMI/eDP_TX0_VDD_0V75	0.675	0.75	0.825	V
HDMI/eDP TX Analog Power (0.75V)	HDMI/eDP_TX0_AVDD_0V75	0.675	0.75	0.825	V
HDMI/eDP TX Analog Power (1.8V)	HDMI/eDP_TX0_VDD_CMN_1V8	1.62	1.8	1.98	V
HDMI/eDP TX Analog Power (1.8V)	HDMI/eDP_TX0_VDD_IO_1V8	1.62	1.8	1.98	V
SARADC Analog Power(1.8V)	SARADC_AVDD_1V8	1.62	1.8	1.98	V
OTP Analog Power(0.75V)	OTP_VDDOTP_0V75	0.675	0.75	0.825	V
OSC Analog Power(1.8V)	OSC_1V8	1.65	1.8	1.95	V
OSC input clock frequency		NA	24	NA	MHz
Max CPU frequency		NA	NA	TBD	GHz
Max GPU frequency		NA	NA	TBD	MHz
Max NPU frequency		NA	NA	TBD	MHz
Ambient Operating Temperature	T <sub>A</sub>	0	NA	80	℃

## 3.3 DC Characteristics

Table 3-3 DC Characteristics

	Parameters	Symbol	Min	Тур	Max	Unit
	Input Low Voltage	V <sub>IL</sub>	VSS	NA	0.3*VDDO	V
	Input High Voltage	V <sub>IH</sub>	0.7*VDDO	NA	VDDO	V
Digital	Output Low Voltage	V <sub>OL</sub>	VSS	NA	0.25*DVDD	V
3.3V/1.8V GPIO @3.3V	Output High Voltage	V <sub>он</sub>	0.75*DVDD	NA	DVDD	V
	Pullup Resistor	R <sub>RPU</sub>	10	NA	100	Kohm
	Pulldown Resistor	R <sub>RPD</sub>	10	NA	100	Kohm
	Input Low Voltage	V <sub>IL</sub>	VSS	NA	0.3*VDDO	V
	Input High Voltage	V <sub>IH</sub>	0.7*VDDO	NA	VDDO	V
Digital 3.3V/1.8V GPIO	Output Low Voltage	V <sub>OL</sub>	VSS	NA	0.25*DVDD	V
@1.8V	Output High Voltage	V <sub>OH</sub>	0.75*DVDD	NA	DVDD	V
	Pullup Resistor	R <sub>RPU</sub>	10	NA	50	Kohm
	Pulldown Resistor	R <sub>RPD</sub>	10	NA	50	Kohm
	Input Low Voltage	V <sub>IL</sub>	VSS	NA	0.3*VDDO	V
	Input High Voltage	V <sub>IH</sub>	0.7*VDDO	NA	VDDO	V
Digital 1.8V only GPIO	Output Low Voltage	V <sub>OL</sub>	VSS	NA	0.25*DVDD	V
@1.8V	Output High Voltage	V <sub>OH</sub>	0.75*DVDD	NA	DVDD	V
	Pullup Resistor	R <sub>RPU</sub>	10	NA	50	Kohm
	Pulldown Resistor	R <sub>RPD</sub>	10	NA	50	Kohm
	Input Low Voltage	V <sub>IL</sub>	VSS	NA	0.35*DVDD	V
	Input High Voltage	V <sub>IH</sub>	0.65*DVDD	NA	DVDD	V
eMMC IO	Output Low Voltage	VoL	VSS	NA	0.45	V
@1.8V	Output High Voltage	Vон	DVDD-0.45	NA	DVDD	V
	Pullup Resistor	R <sub>RPU</sub>	10	NA	50	Kohm
	Pulldown Resistor	R <sub>RPD</sub>	10	NA	50	Kohm

	Parameters	Symbol	Min	Тур	Max	Unit
	Input Low Voltage	V <sub>IL</sub>	NA	NA	Vref-0.14	V
	Input High Voltage	V <sub>IH</sub>	Vref+0.14	NA	NA	V
	Output Log Voltage	VoL	NA	NA	0.2	V
DDR IO	Output High Voltage	V <sub>OH</sub>	0.25	NA	NA	V
	Input Low Current	I <sub>IL</sub>	-100/-500	NA	100/500	Room/Hot uA
	Input High Current	І <sub>ІН</sub>	-100/-500	NA	100/500	Room/Hot uA

Note: VDDO and DVDD are both IO power Supply

## 3.4 Electrical Characteristics for General IO

Table 3-4 Electrical Characteristics for Digital General IO

ı	Parameters	Symbol	Test condition	Min	Тур	Max	Unit
	Input leakage current	${ m I}_{\sf PAD}$	DVDD=Max, V <sub>PAD</sub> =0V or DVDD	-10	NA	10	uA
Digital 3.3V/1.8V GPIO	Input Hysteresis for Schmitt Trigger Operation	V <sub>H</sub>		0.08* VDDO	NA	NA	V
@3.3V	Input pullup resistor current	${ m I}_{\sf RPU}$	$V_{PAD} = 0V$	-20	NA	-180	uA
	Input pulldown resistor current	${ m I}_{\sf RPD}$	V <sub>PAD</sub> = VDDO	20	NA	180	uA
	Input leakage current	${ m I}_{\sf PAD}$	DVDD=Max, V <sub>PAD</sub> =0V or DVDD	-10	NA	10	uA
Digital 3.3V/1.8V GPIO	Input Hysteresis for Schmitt Trigger Operation	V <sub>H</sub>		0.1* VDDO	NA	NA	V
@1.8V	Input pullup resistor current	${ m I}_{\sf RPU}$	$V_{PAD} = 0V$	-20	NA	-180	uA
	Input pulldown resistor current	$I_{RPD}$	V <sub>PAD</sub> = VDDO	20	NA	10 NA -180 180 10 NA	uA
	Input leakage current	IPAD	DVDD=Max, V <sub>PAD</sub> =0V or DVDD	-10	NA	10	uA
Digital 1.8V only GPIO	Input Hysteresis for Schmitt Trigger Operation	V <sub>H</sub>		0.1* VDDO	NA	NA	V
@1.8V	Input pullup resistor current	$\mathbf{I}_{RPU}$	$V_{PAD} = 0V$	-20	NA	-170	uA
	Input pulldown resistor current	$I_{RPD}$	V <sub>PAD</sub> = VDDO	20	NA	170	uA
	Input leakage current	I <sub>PAD</sub>	DVDD=Max, V <sub>PAD</sub> =0V or DVDD	-10	NA	10	uA
eMMC IO	Input Hysteresis for Schmitt Trigger Operation	V <sub>H</sub>		0.1* DVDD	NA	NA	V
@1.8V	Input pullup resistor current	${ m I}_{\sf RPU}$	$V_{PAD} = 0V$	-20	NA	-170	uA
	Input pulldown resistor current	${ m I}_{\sf RPD}$	V <sub>PAD</sub> = VDDO	20	NA	170	uA

Note: VDDO and DVDD are both IO power Supply

## 3.5 Electrical Characteristics for PLL

Table 3-5 Electrical Characteristics for INT PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Input clock frequency	F <sub>FIN</sub>		4.5	-	300	MHz
Reference frequency(F <sub>FIN</sub> /p)	F <sub>FREE</sub>		4.5	7	12	MHz
Frequency of PLL's output	F <sub>FOUT</sub>		35.2	-	4500	MHz
Frequency of VCO's output	F <sub>FVCO</sub>		2250	-	4500	MHz
Lock time	T <sub>LT</sub>	Measured at all $F_{\text{FIN}}$ and $F_{\text{FOUT}}$ range. RESETB=High	_	-	150	Cycles

Table 3-6 Electrical Characteristics for FRAC PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Input clock frequency	$F_{FIN}$		6	-	300	MHz
Reference frequency(F <sub>FIN</sub> /p)	F <sub>FREE</sub>		6	20	30	MHz
Frequency of PLL's output	F <sub>FOUT</sub>		35.2	-	4500	MHz

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Frequency of VCO's output	F <sub>FVCO</sub>		2250	-	4500	MHz
Lock time	T <sub>LT</sub>	Measured at all F <sub>FIN</sub> and F <sub>FOUT</sub> range. RESETB=High	-	-	500	Cycles

Table 3-7 Electrical Characteristics for DDR PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Input clock frequency	$F_{FIN}$		6	-	300	MHz
Reference frequency(F <sub>FIN</sub> /p)	F <sub>FREE</sub>		6	20	30	MHz
Frequency of PLL's output	F <sub>FOUT</sub>		51.6	-	6600	MHz
Frequency of VCO's output	F <sub>FVCO</sub>		3300	-	6600	MHz
Lock time	T <sub>LT</sub>	Measured at all F <sub>FIN</sub> and F <sub>FOUT</sub> range. RESETB=High	-	-	500	Cycles

Notes:

1 p is the input divider value

## 3.6 Electrical Characteristics for PCIe2/SATA Interface

Table 3-8 Electrical Characteristics for PCIe2/SATA Interface

Parameters	Symbol	Min	Тур	Max	Unit
Transmitter					
Differential Peak-Peak TX Output Voltage Swing	V <sub>TX_DIFF_PP</sub>	800	1000	1200	mV
Differential Peak-Peak Low Power TX Output Voltage Swing	V <sub>TX_DIFF_PP_LOW</sub>	400	NA	1200	mV
The output impedance	R <sub>TX_DIFF_DC</sub>	80	100	120	ohm
Single Ended Output Resistance Matching	R <sub>TX_DC_OFFSET</sub>	NA	NA	5	%
Transmitter output common mode voltage	V <sub>TX_DC_CM</sub>	400	NA	800	mV
Maximum mismatch between TXP and TXM for both time and amp	V <sub>TX_CM_AC_PP_ACTIVE</sub>	NA	NA	50	mV
The amount of voltage change allowed during Receiver Detection	V <sub>TX_RCV_DETECT</sub>	NA	NA	600	mV
TX de-emphasis	V <sub>TX_DE_RATIO</sub>	3.0	3.5	4.0	dB
AC Coupling Capacitor(USB3.1/PCIe)	C	75	NA	200	nF
AC Coupling Capacitor(SATA)	C <sub>AC_COUPLING</sub>	6	NA	12	nF
Output rising time for 20% to 80%	T <sub>r</sub>	25	NA	NA	ps
Output falling time for 20% to 80%	T <sub>f</sub>	25	NA	NA	ps
Transmitter short circuit limit	I <sub>TX_SHORT</sub>	NA	NA	20	mA
Output differential skew	T <sub>SKEW_DIFF</sub>	-15	NA	15	ps
Receiver					
Input Voltage Swing	V <sub>RXDPP_C</sub>	250	NA	1200	mVpp
The input differential impedance	R <sub>RXD_C</sub>	80	100	120	Ohm
Single Ended input Resistance Matching	R <sub>RXD_C_MS</sub>	NA	NA	5	%

## 3.7 Electrical Characteristics for MIPI CDPHY interface

Table 3-9 Electrical Characteristics for MIPI CDPHY interface

Parameters	Symbol	Description	Test condition	Min	Тур	Max	Unit
	$V_{\mathrm{IH}}$	Logic1 input voltage	All conditions	880	NA	NA	mV
LP-RX V <sub>IL</sub>		Logic0 input voltage, not in ULPS state	All conditions	NA	NA	550	mV
_		Duration for which the		NA	NA	100	us
T <sub>skewcal</sub> (initial)	I <sub>skewcal</sub> (initial)		>1.5Gbps	2^15	NA	NA	UI
Calibration		Duration for which the	4 501	NA	NA	10	us
	T <sub>skewcal</sub> (periodic)	transmitter drives the skew- calibration pattern in the periodic skew calibration mode	>1.5Gbps (optional)	2^13	NA	NA	UI

## 3.8 Electrical Characteristics for MIPI CSI DPHY interface

Table 3-10 Electrical Characteristics for MIPI CSI DPHY interface

Parameters	Symbol	Min	Тур	Max	Units
Common-mode interference beyond 450	ΔVCMRX(HF)	NA	NA	100	mV
MHz	AVCMRX(TIF)	NA	NA	50	mV
Common-mode interference 50MHz-	ΔVCMRX(LF)	-50	NA	50	mV
450MHz	ΔVCMRX(LF)	-25	NA	25	mV
Common-mode termination	CCM	NA	NA	60	pF
Input pulse rejection	eSPIKE	NA	NA	300	V.ps
Minimum pulse width response	TMIN-RX	20	NA	NA	ns
Peak interference amplitude	VINT	NA	NA	200	mV
Interference frequency	fINT	450	NA	NA	MHz

## 3.9 Electrical Characteristics for SARADC

Table 3-10 Electrical Characteristics for SARADC

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Resolution			NA	12	NA	Bit
Anglog Input Range	AIN		AVSS18	NA	AVDD18	V
Differential Non-Linearity	DNL	PD = Low	NA	±1.0	±3.0	LSB
Integral Non-Linearity	INL	$F_s = 1MS/s$ $F_{CLK} = 20MHz$	NA	±2.0	±6.0	LSB
Top Offset Voltage Error	Еот	$F_{CLK} = 20MHz$ $F_{SOC} = 1MHz$	NA	±10	±20	LSB
Bottom Offset Voltage Error	Еов	$F_{AIN} = 10$ kHz ramp wave	NA	±10	±20	LSB

## 3.10 Electrical Characteristics for TSADC

Table 3-11 Electrical Characteristics for TSADC

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Accuracy from -40°C to	TJACC	Temp: -40 ~ 125℃	NA	±3	+5	°C
125℃	I JACC	Supply: 1.62V ~ 1.98V	IVA	⊥3	⊥ 3	
Sensing Temperature Range	T <sub>RANGE</sub>		-40	25	125	℃
Resolution	T <sub>LSB</sub>		NA	1	NA	℃

## **Chapter 4 Thermal Management**

#### 4.1 Overview

## 4.2 Package Thermal Characteristics

Table 4-1 provides the thermal resistance characteristics for the package used on the SoC. The resulting simulation data for reference only, please prevail in kind test.

Table 4-1 Thermal Resistance Characteristics

Parameter	Symbol	Typical	Unit
Junction-to-ambient thermal resistance	$ heta_{JA}$	8.2	(°C/W)
Junction-to-board thermal resistance	$ heta_{JB}$	3.7	(°C/W)
Junction-to-case thermal resistance	$\theta_{JC}$	0.01	(°C/W)

Note: The testing PCB is 10Layer, 200\*130mm, Ambient temperature is 25 °C.