


# MEMORY ORGANIZATION

- **Memory Hierarchy**
- **Main Memory**
- **Auxiliary Memory**
- **Associative Memory**
- **Cache Memory**
- **Virtual Memory**
- **Memory Management Hardware**

## MEMORY HIERARCHY

Memory Hierarchy is to obtain the highest possible access speed while minimizing the total cost of the memory

system




# MAIN MEMORY

## RAM and ROM


### Chips

#### Typical RAM chip



CS1	CS2	RD	WR	Memory function	State of data bus
0	0	x	x	Inhibit	High-impedance
0	1	x	x	Inhibit	High-impedance
1	0	0	0	Inhibit	High-impedance
1	0	0	1	Write	Input data to RAM
1	0	1	x	Read	Output data from RAM
1	1	x	x	Inhibit	High-impedance

#### Typical ROM chip



# MEMORY ADDRESS MAP

## Address space assignment to each memory chip

**Example: 512 bytes RAM and 512 bytes ROM**

Component	Hexa address	Address bus							
		10	9	8	7	6	5	4	3 2
RAM	0000 - 007F	1	0	0	0	x	x	x	x x x
1	0080 -	x							
RAM	00FF	0	0	1	x	x	x	x	x x x
2	0100 - 017F	x							
RAM	0180 -	0	1	0	x	x	x	x	x x x
3	01FF	x							
RAM	0200 -	0	1	1	x	x	x	x	x x x
4	03FF	x							
ROM		1	x	x	x	x	x	x	x x x
		x							

### Memory Connection to

### CPU

- RAM and ROM chips are connected to a CPU through the data and address buses
- The low-order lines in the address bus select the byte within the chips and other lines in the address bus select a particular chip through its chip select inputs

## CONNECTION OF MEMORY TO CPU

