INSTRUCTION SET OF 8085

Instruction Set of 8085

- An instruction is a binary pattern designed inside a microprocessor to perform a **specific function**.
- *The entire group of instructions that a microprocessor supports is called *Instruction Set*.
- *8085 has 246 instructions.
- *Each instruction is represented by an 8-bit binary value.
- *These 8-bits of binary value is called **Op-Code** or **Instruction Byte**.

Classification of Instruction Set

- Data Transfer Instruction
- Arithmetic Instructions
- Logical Instructions
- Branching Instructions
- Control Instructions

1.Data Transfer Instructions

- These instructions move data between registers, or between memory and registers.
- *These instructions copy data from source to destination(without changing the original data).

MOV-Copy from source to destination

Opcode Operand

MOV Rd, Rs M, Rs Rd, M

- *This instruction copies the contents of the source register into the destination register. (contents of the source register are not altered)
- If one of the operands is a memory location, its location is specified by the contents of the HL registers.
- *Example: MOV B, C or MOV B, M

AFTER EXECUTION

A

20

B

MOV B,A A 20 B

20

A F 30 B D E Н 20 **50**

MOV M,B

Α		F	
В	30	С	
D		E	
Н	20	L	50

30

40

F A C В E D Н 20 **50** L

40

MOV C,M

F A C 40 B E D Н 20 **50**

MVI-Move immediate 8-bit

Opcode Operand


MVI

Rd, Data M,

Data

- The 8-bit data is stored in the destination register or memory.
- If the operand is a memory location, its location is specified by the contents of the H-L registers.

Example: MVI B, 60_H or MVI M, 40_H




LDA-Load accumulator

Opcode	Operand
LDA	16-bit address

Example: LDA 2000н

The contents of a memory location, specified by a 16-bit address in the operand, are copied to the accumulator.

The contents of the source are not altered.




LDAX-Load accumulator indirect

Opcode Operand

LDAX

B/D Register Pair

- *The contents of the designated register pair point to a memory location.
- *This instruction copies the contents of that memory location into the accumulator.
- *The contents of either the register pair or the memory location are not altered.
- **Example:** LDAX D



LXI-Load register pair immediate

Opcode Operand


LXI

Reg. pair, 16-bit data

Example: LXI H, 2030 н

This instruction loads 16-bit data in the register pair.

AFTER EXECUTION



LHLD-Load H and L registers direct

Opcode Operand

LHLD

16-bit address

This instruction copies the contents of memory location pointed out by 16-bit address into register L.

It copies the contents of next memory location into register H.

Example: LHLD 2030 H

A F A C В C **60** В 00 8500н 2030H LHLD 2030 Н 85 85 Н 00

AFTER EXECUTION

BEFORE EXECUTION

M = 60

STA-Store accumulator direct

Opcode Operand

STA

16-bit address

The contents of accumulator are copied into the memory location specified by the operand.

Example: STA 2000H



STAX-Store accumulator indirect

Opcode Operand

STAX

Reg. pair

The contents of accumulator are copied into the memory location specified by the contents of the register pair.

Example: STAX B

AFTER EXECUTION

B 85 C 00

 $A=1A_{H}$

STAX B

8500_H

1A

SHLD-Store H and L registers direct

Opcode Operand SHLD 16bit address


- The contents of register L are stored into memory location specified by the 16-bit address.
- The contents of register H are stored into the next memory location.

Example: SHLD 2550H

AFTER EXECUTION

80

70




XCHG-Exchange H and L with D and E

Opcode Operand XCHG None

- The contents of register H are exchanged with the contents of register D.
- The contents of register L are exchanged with the contents of register E.
- Example: XCHG

AFTER EXECUTION



SPHL-Copy H and L registers to the stack pointer

Opcode Operand

SPHL None

Example: SPHL

This instruction loads the contents of H-L pair into SP.

SP			
Н	25	L	00

SPHL

AFTER EXECUTION


SP	
	2500
Н	
	25 L 00

XTHL-Exchange H and L with top of stack


Opcode Operand

XTHL None

- The contents of L register are exchanged with the location pointed out by the contents of the SP.
- The contents of H register are exchanged with the next location (SP + 1).
- Example: XTHL



AFTER EXECUTION



Opcode	Operand	Description
PCHL	None	Load program counter with H- L contents

Example: PCHL

The contents of registers H and L are copied into the program counter (PC).

The contents of H are placed as the high-order byte and the contents of L as the low-order byte.

PUSH-Push register pair onto stack


Opcode Operand

PUSH

Reg. pair

- The contents of register pair are copied onto stack.
- *SP is decremented and the contents of high-order registers (B, D, H, A) are copied into stack.
- SP is again decremented and the contents of low-order registers (C, E, L, Flags) are copied into stack.
- **Example:** PUSH B

PUSH



POP- Pop stack to register pair


Opcode Operand

POP Reg. pair

- *The contents of top of stack are copied into register pair.
- The contents of location pointed out by SP are copied to the loworder register (C, E, L, Flags).
- *SP is incremented and the contents of location are copied to the high-order register (B, D, H, A).

Example: POP H

POP H



IN- Copy data to accumulator from a port with 8-bit address

Opcode Operand

IN

8-bit port address

*Example: IN 8C н

The contents of I/O port are copied into accumulator.

PORT

10

A

80н

IN 80_H

AFTER EXECUTION

PORT 80_H

10

 \mathbf{A}

10

OUT- Copy data from accumulator to a port with 8-bit address

Opcode Operand

OUT

8-bit port address

*Example: OUT 78H

The contents of accumulator are copied into the I/O port.

PORT

50н

10

A 4<mark>0</mark>

ОUТ 50н

AFTER EXECUTION

PORT 50_H

40

A 40

2. Arithmetic Instructions

- *These instructions perform the operations like:
 - Addition
 - Subtract
 - Increment
 - Decrement

Addition

- Any 8-bit number, or the contents of register, or the contents of memory location can be added to the contents of accumulator.
- *The result (sum) is stored in the accumulator.
- No two other 8-bit registers can be added directly.
- **Example:** The contents of register B cannot be added directly to the contents of register C.

ADD

Opcode	Operand	Description
ADD	R	Add register or memory to accumulator
	M	

^{*}The contents of register or memory are added to the contents of accumulator.

Example: ADD B or ADD M


^{*}The result is stored in accumulator.

^{*}If the operand is memory location, its address is specified by H-L pair.

BEFORE EXECUTION A 04 B C 05 D E H L

ADD C A=A+C

AFTER EXECUTION



04+05=09

BEFORE EXECUTION

ADD M A=A+M


B C D E H 20 L 50

04

A

10

AFTER EXECUTION



04+10=14


10

2050

ADC

Opcode	Operand	Description
ADC	R	Add register or memory
		to accumulator with
	M	carry

- The contents of register or memory and Carry Flag (CY) are added to the contents of accumulator.
- The result is stored in accumulator.
- If the operand is memory location, its address is specified by H-L pair.
- All flags are modified to reflect the result of the addition.
- Example: ADC B or ADC M



ADI

Opcode	Operand	Description
ADI	8-bit data	Add immediate to
		accumulator

All flags are modified to reflect the result of the addition.

The 8-bit data is added to the contents of accumulator.

The result is stored in accumulator.

AFTER EXECUTION

A 03

ADI **05**_H A=A+DATA(8) A

08

03+05=08

ACI

Opcode	Operand	Description
ACI	8-bit data	Add immediate to accumulator with
		carry

The 8-bit data and the Carry Flag (CY) are added to the contents of accumulator.

*All flags are modified to reflect the result of the addition.

^{*}The result is stored in accumulator.

AFTER EXECUTION

CY 1
A 05

ACI 20_H
A=A+DATA
(8)+CY

26

DAD


Opcode	Operand	Description
DAD	Reg. pair	Add register pair to H-L pair

- The 16-bit contents of the register pair are added to he contents of H-L pair.
- *The result is stored in H-L pair.
- If the result is larger than 16 bits, then CY is set.
- No other flags are changed.
- **Example:** DAD B or DAD D

AFTER EXECUTION

D	12	E	34
H	23	L	45

DAD D



1234 2345 +

3579

DAD D DAD B HL=HL+DE

HL=HL+BC

Subtraction

- *Any 8-bit number, or the contents of register, or the contents of memory location can be subtracted from the contents of accumulator.
- *The result is stored in the accumulator.
- *Subtraction is performed in 2's complement form.
- 'If the result is negative, it is stored in 2's complement form.
- *No two other 8-bit registers can be

SUB


Opcode	Operand	Description
SUB	R	Subtract register or
		memory from
	M	accumulator

The contents of the register or memory location are subtracted from the contents of the accumulator.

- *The result is stored in accumulator.
- If the operand is memory location, its address is specified by H-L pair.
- *All flags are modified to reflect the recult of


BEFORE EXECUTION A 09 B C 04 D E H L

SUB C A=A-C **AFTER EXECUTION**



09-04=05

BEFORE EXECUTION




SUB M A=A-M

10

2050

AFTER EXECUTION



10

2050

SBB

Opcode	Operand	Description
SBB	R	Subtract register or memory from accumulator with borrow
	M	

- The contents of the register or memory location and Borrow Flag (i.e. CY) are subtracted from the contents of the accumulator.
- The result is stored in accumulator.
- If the operand is memory location, its address is specified by H-L pair.
- All flags are modified to reflect the result of subtraction.
- Example: SBB B or SBB M



SUI

Opcode	Operand	Description
SUI	8-bit data	Subtract immediate
		from accumulator

- *The 8-bit data is subtracted from the contents of the accumulator.
- *The result is stored in accumulator.
- *All flags are modified to reflect the result of subtraction.

AFTER EXECUTION

A 08

SUI 05_H A=A-DATA(8) A

03

SBI


Opcod	Operan	Descripti
SBI	8-bit data	Subtract immediate from accumulator
		with borrow

*All flags are modified to reflect the result of subtraction.

^{*}The 8-bit data and the Borrow Flag (i.e. CY) is subtracted from the contents of the accumulator.

^{*}The result is stored in accumulator.

AFTER EXECUTION



04

Increment / Decrement

- *The 8-bit contents of a register or a memory location can be incremented or decremented by 1.
- *The 16-bit contents of a register pair can be incremented or decremented by 1.
- Increment or decrement can be performed on any register or a memory location.

INR


Opcode	Operand	Description
INR	R	Increment register
		or memory by 1
	M	

^{*}The contents of register or memory location are incremented by 1.

*Example: INR B or INR M

^{*}The result is stored in the same place.

If the operand is a memory location, its address is specified by the contents of H-L pair.



INX

Opcode	Operand	Description
INX	R	Increment register pair by 1

The contents of register pair are incremented by 1.

The result is stored in the same place.

Example: INX H or INX B or INX D

AFTER EXECUTION

SP				
В			С	
D			E	
Н	10	L	20	

INX H RP=RP+1

SP			
В		С	
D		E	
Н	10	L	21

DCR


Opcode	Operand	Description
DCR	R	Decrement register
		or memory by 1
The center	M of registe	or or momory

The content's of register or memory location are decremented by 1.

Example: DCR B or DCR M

^{*}The result is stored in the same place.

If the operand is a memory location, its address is specified by the contents of H-L pair.



DCX

Opcode	Operand	Description
DCX	R	Decrement register pair by 1

The contents of register pair are decremented by 1.

The result is stored in the same place.

Example: DCX H or DCX B or DCX D

AFTER EXECUTION

SP				
В			С	
D			E	
Н	10	L	21	

DCX H RP=RP-1

SP			
В		С	
D		E	
Н	10	L	20

3.Logical Instructions perform logical operations on data stored in registers, memory and status flags.

- *The logical operations are:
 - AND
 - OR
 - XOR
 - Rotate
 - Compare
 - Complement

AND, OR, XOR

- *Any 8-bit data, or the contents of register, or memory location can logically have
 - AND operation
 - OR operation
 - XOR operation
 - with the contents of accumulator.
- *The result is stored in accumulator.

Opcode	Operand	Description
ANA	R	Logical AND register or
		memory with
	M	accumulator

- The contents of the accumulator are logically ANDed with the contents of register or memory.
- The result is placed in the accumulator.
- If the operand is a memory location, its address is specified by the contents of H-L pair.
- S, Z, P are modified to reflect the result of the operation.
- CY is reset and AC is set.
- Example: ANA B or ANA M.



Opcode	Operand	Description
ANI	8-bit data	Logical AND immediate
		with accumulator

- *The contents of the accumulator are logically ANDed with the 8-bit data.
- *The result is placed in the accumulator.
- S, Z, P are modified to reflect the result.
- *CY is reset, AC is set.
- Example: ANI 86H.

AFTER EXECUTION

1011 0011=ВЗн


0011 1111=3Fн

0011 0011=33н

CY AC

A B3

ANI 3FH A=A and DATA(8)



Opcode	Operand	Description
ORA	R	Logical OR register or memory with accumulator
	M	

- The contents of the accumulator are logically ORed with the contents of the register or memory.
- The result is placed in the accumulator.
- If the operand is a memory location, its address is specified by the contents of H-L pair.
- S, Z, P are modified to reflect the result.
- CY and AC are reset.
- Example: ORA B or ORA M.

1010 1010=AAH 0001 0010=12H

BEFORE EXECUTION

1011 1010=BAH

AFTER EXECUTION

AC

o

CY

0

CY AC

Η

ORA B A=A or R

A AA

B 12 C

D E


L

A BA

B 12 C

D E

H L



Opcode	Operand	Description
ORI	8-bit data	Logical OR immediate with accumulator

Example: ORI 86H.

^{*}The contents of the accumulator are logically ORed with the 8-bit data.

^{*}The result is placed in the accumulator.

S, Z, P are modified to reflect the result.

^{*}CY and AC are reset.

1011 0011=B3H 0000 1000=08H

BEFORE EXECUTION


1011 1011=BBH

AFTER EXECUTION

CY AC

A B₃

ORI 08_H A=A or DATA(8)



Opcode	Operand	Description
XRA	R	Logical XOR register
		or memory with
	M	accumulator

^{*}The contents of the accumulator are XORed with the contents of the register or memory.

^{*}The result is placed in the accumulator.

If the operand is a memory location, its address is specified by the contents of H-L pair.

S, Z, P are modified to reflect the result of the operation.

^{*}CY and AC are reset.

1010 1010=ААн 0010 1101=2Dн

1000 0111=87_H

AFTER EXECUTION

A AA

B C 2D

D E

H L

XRA C A=A xor R

CY	О	AC	Ξ (0		
A	87	Ī				
В			С		2D	
D			E			
Н			L			



Opcode	Operand	Description
XRI	8-bit data	XOR immediate
		with accumulator

Evample VDI 96

The contents of the accumulator are XORed with the 8-bit data.

The result is placed in the accumulator.

S, Z, P are modified to reflect the result.

CY and AC are reset.

1011 0011=B3H 0011 1001=39H

BEFORE EXECUTION


1000 1010=8AH

AFTER EXECUTION

CY AC

A B₃

XRI 39_H A=A xor DATA(8)



Compare

- *Any 8-bit data, or the contents of register, or memory location can be compares for:
 - Equality
 - Greater Than
 - Less Than


with the contents of accumulator.

*The result is reflected in status

Opcode	Operand	Description
CMP	R	Compare register or memory with
	M	accumulator

The contents of the operand (register or memory) are compared with the contents of the accumulator.

Both contents are preserved.



Opcode	Operand	Description
CPI	8-bit data	Compare immediate
		with accumulator

The 8-bit data is compared with the contents of accumulator.

The values being compared remain unchanged.


BEFORE EXECUTION AFTER EXECUTION

A>DATA: CY=0 A=DATA: ZF=1 A<DATA: CY=1

CY Z

A BA

CPI 30H A-DATA




BA>30 : CY=

Rotate

*Each bit in the accumulator can be shifted either left or right to the next position.

Opcode	Operand	Description
RLC	None	Rotate accumulator left

- Each binary bit of the accumulator is rotated left by one position.
- Bit D7 is placed in the position of D0 as well as in the Carry flag.
- *CY is modified according to bit D7.
- S, Z, P, AC are not affected.
- **Example:** RLC.




AFTER EXECUTION

B6 B5 B4 B3 B2 B1 B0 B7

B₇

Opcode Operand Descr	iption
RRC None Rotate accumu	lator right

- Each binary bit of the accumulator is rotated right by one position.
- Bit D0 is placed in the position of D7 as well as in the Carry flag.
- *CY is modified according to bit D0.
- S, Z, P, AC are not affected.
- Example: RRC.




AFTER EXECUTION

Bo B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀

Opcode	Operand	Description
RAL	None	Rotate accumulator left through carry

- *Each binary bit of the accumulator is rotated left by one position through the Carry flag.
- Bit D7 is placed in the Carry flag, and the Carry flag is placed in the least significant position D0.
- *CY is modified according to bit D7.
- S, Z, P, AC are not affected.
- **Example:** RAL.




AFTER EXECUTION

B₇

B6 B5 B4 B3 B2 B1 B0 CY

Opcode	Operand	Description
RAR	None	Rotate accumulator right through carry

- *Each binary bit of the accumulator is rotated right by one position through the Carry flag.
- Bit D0 is placed in the Carry flag, and the Carry flag is placed in the most significant position D7.
- *CY is modified according to bit D0.
- S, Z, P, AC are not affected.
- Example: RAR.



AFTER EXECUTION

CY B7 B6 B5 B4 B3 B2 B1

Bo

Complement

- *The contents of accumulator can be complemented.
- *Each 0 is replaced by 1 and each 1 is replaced by 0.

Opcode	Operand	Description
СМА	None	Complement accumulator

- The contents of the accumulator are complemented.
- No flags are affected.
- **Example:** CMA. A=A'



AFTER EXECUTION



Opcode	Operand	Description
СМС	None	Complement carry

- The Carry flag is complemented.
- No other flags are affected.
- **Example:** CMC => c=c'



AFTER EXECUTION



Opcode	Operand		Description
STC	None	Set carry	

Example: STC CF=1

S-set (1) C-clear (0)

The Carry flag is set to 1.

No other flags are affected.

4.Branching Instructions

- The branch group instructions allows the microprocessor to change the sequence of program either conditionally or under certain test conditions. The group includes,
- (1) Jump instructions,
- (2) Call and Return

Opcod e	Operan d	Description
JMP	16-bit	Jump unconditionally
	addre	
• ren1	SS	

The program sequence is transferred to the memory location specified by the 16-bit address given in the operand.

Example: JMP 2034 н.

Opcod e	Operan d	Description
Jx	16-bit	Jump conditionally
	addre	
	SS	

The program sequence is transferred to the memory location specified by the 16-bit address given in the operand based on the specified flag of the PSW.

Example: JZ 2034 H.

Jump

Opcode	Description	Status Flags
JC	Jump if Carry	CY = 1
JNC	Jump if No Carry	CY = 0
JZ	Jump if Zero	Z = 1
JNZ	Jump if No Zero	Z = 0
JPE	Jump if Parity Even	P = 1
JPO	Jump if Parity Odd	P = 0

Opcod e	Operan d	Description
CALL	16-bit	Call unconditionally
	addre	
• 1	SS .	. C 1 1

The program sequence is transferred to the memory location specified by the 16-bit address given in the operand.

Before the transfer, the address of the next instruction after CALL (the contents of the program counter) is pushed onto the stack.

Example: CALL 2034 н.

Call

Opcode	Description	Status Flags
CC	Call if Carry	CY = 1
CNC	Call if No Carry	CY = 0
СР	Call if Positive	S = 0
СМ	Call if Minus	S = 1
CZ	Call if Zero	Z = 1
CNZ	Call if No Zero	Z = 0
CPE	Call if Parity Even	P = 1
СРО	Call if Parity Odd	P = 0

Opcod e	Operan d	Description
RET	None	Return unconditionally

Example: RET.

The program sequence is transferred from the subroutine to the calling program.

The two bytes from the top of the stack are copied into the program counter, and program execution begins at the new address.

Return

Opcode	Description	Status Flags
RC	Return if Carry	CY = 1
RNC	Return if No Carry	CY = 0
RP	Return if Positive	S = 0
RM	Return if Minus	S = 1
RZ	Return if Zero	Z = 1
RNZ	Return if No Zero	Z = 0
RPE	Return if Parity Even	P = 1
RPO	Return if Parity Odd	P = 0

Opcod e	Operan d	Description
RST	0 – 7	Restart (Software Interrupts)

Example: RST 1 or RST 2

The RST instruction jumps the control to one of eight memory locations depending upon the number.

These are used as software instructions in a program to transfer program execution to one of the eight locations.

Instruction Code	Vector Address
RST 0	0*8=0000н
RST 1	1*8=0008 _H
RST 2	2*8=0010 _H
RST 3	3*8=0018 _н
RST 4	4*8=0020 _н
RST 5	5*8=0028н
RST 6	6*8=0030 _н
RST 7	7 *8=0038н

5. Control Instructions The control instructions control the operation of microprocessor.

Opcod e	Operan d	Description
NOP	None	No operation

Example: NOP

No operation is performed.

The instruction is fetched and decoded but no operation is executed.

Opcod e	Operan d		Description
HLT	None	Halt	

Example: HLT

The CPU finishes executing the current instruction and halts any further execution.

An interrupt or reset is necessary to exit from the halt state.

Opcod e	Operan d	Description
DI	None	Disable interrupt

Example: DI

The interrupt enable flip-flop is reset and all the interrupts except the TRAP are disabled.

No flags are affected.

Opcod e	Operan d	Description
EI	None	Enable interrupt

Example: EI

The interrupt enable flip-flop is set and all interrupts are enabled.

No flags are affected.

This instruction is necessary to re-enable the interrupts (except TRAP).


Opcod e	Operan d	Description
RIM	None	Read Interrupt Mask

Example: RIM

This is a multipurpose instruction used to read the status of interrupts 7.5, 6.5, 5.5 and read serial data input bit.

The instruction loads eight bits in the accumulator with the following interpretations.

RIM



Opcod e	Operan d	Description
SIM	None	Set Interrupt Mask

Example: SIM

This is a multipurpose instruction and used to implement the 8085 interrupts 7.5, 6.5, 5.5, and serial data output.

The instruction interprets the accumulator contents as follows.

SIM

