MIPS Reference Data **CORE INSTRUCTION SET** / FUNCT NAME, MNEMONIC OPERATION (in Verilog) MAT (Hex) Add R R[rd] = R[rs] + R[rt] $(1) 0 / 20_{hex}$ Add Immediate R[rt] = R[rs] + SignExtImm(1,2)8_{hex} addi I Add Imm. Unsigned addiu R[rt] = R[rs] + SignExtImm 9_{hex} Ι (2) Add Unsigned R R[rd] = R[rs] + R[rt]0 / 21_{hex} and R R[rd] = R[rs] & R[rt] $0 / 24_{hex}$ R[rt] = R[rs] & ZeroExtImmAnd Immediate andi I (3) c_{hex} if(R[rs]==R[rt])Branch On Equal beq PC=PC+4+BranchAddr if(R[rs]!=R[rt])Branch On Not Equal bne 5_{hex} PC=PC+4+BranchAddr (4) 2_{hex} J PC=JumpAddr Jump (5) Jump And Link J R[31]=PC+8;PC=JumpAddr 3_{hex} jal (5) Jump Register R PC=R[rs] 0 / 08_{hex} jr $R[rt]={24'b0,M[R[rs]]}$ Load Byte Unsigned lbu 24_{hex} +SignExtImm](7:0)} Load Halfword $R[rt]=\{16'b0,M[R[rs]]$ 25_{hex} +SignExtImm](15:0)} (2) Unsigned Load Linked 11 Ι R[rt] = M[R[rs] + SignExtImm](2,7) 30_{hex} Load Upper Imm. lui I $R[rt] = \{imm, 16\text{'b0}\}$ f_{hex} Load Word 23_{hex} Ι R[rt] = M[R[rs] + SignExtImm](2) lw 0 / 27_{hex} Nor R $R[rd] = \sim (R[rs] \mid R[rt])$ nor R $R[rd] = R[rs] \mid R[rt]$ 0 / 25_{hex} or Or Immediate ori I $R[rt] = R[rs] \mid ZeroExtImm$ (3) d_{hex} 0 / 2a_{hex} Set Less Than slt R R[rd] = (R[rs] < R[rt]) ? 1 : 0R[rt] = (R[rs] < SignExtImm)? 1: 0 (2)Set Less Than Imm. slti ahex Set Less Than Imm. sltiu $R[rt] = (R[rs] \le SignExtImm)$ b_{hex} (2.6)Unsigned ?1:0Set Less Than Unsig. sltu R[rd] = (R[rs] < R[rt]) ? 1 : 0(6) $0/2b_{hex}$ 0 / 00_{hex} Shift Left Logical sll R R[rd] = R[rt] << shamtShift Right Logical srl 0 / 02_{hex} R R[rd] = R[rt] >>> shamtM[R[rs]+SignExtImm](7:0) =28_{hex} Store Byte sb R[rt](7:0) (2) M[R[rs]+SignExtImm] = R[rt]; $38_{ m hex}$ Store Conditional sc R[rt] = (atomic) ? 1 : 0M[R[rs]+SignExtImm](15:0) =Store Halfword sh 29_{hex} (2) R[rt](15:0) (2) 2b_{hex} Store Word Ι M[R[rs]+SignExtImm] = R[rt]sw R R[rd] = R[rs] - R[rt] $(1) 0 / 22_{hex}$ sub Subtract Unsigned R R[rd] = R[rs] - R[rt]0 / 23_{hex} (1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{1b'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC+4[31:28], address, 2'b0 } (6) Operands considered unsigned numbers (vs. 2's comp.) (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic BASIC INSTRUCTION FORMATS R opcode rt rd shamt funct immediate opcode opcode address

ARITHMETIC CORE INSTRUCTION SET				OPCODE
			•	/ FMT /FT
		FOR-		/ FUNCT
NAME, MNEMO		MAT		(Hex)
Branch On FP True		FI	if(FPcond)PC=PC+4+BranchAddr (4)	
Branch On FP False	bc1f	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$	11/11//0
Double	auu.u	TIX	{F[ft],F[ft+1]}	11/11//0
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y
FP Compare	c.x.d*	FR	$FPcond = ({F[fs],F[fs+1]}) op$	11/11//v
Double	C.A.u	TIX	{F[ft],F[ft+1]})?1:0	11/11//y
			==, <, or <=) (y is 32, 3c, or 3e)	
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$	11/11//3
Double			{F[ft],F[ft+1]}	
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11//2
Double	mar . a		{F[ft],F[ft+1]}	
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$	11/11//1
Double			{F[ft],F[ft+1]}	
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	31//
Load FP	ldc1	I	F[rt]=M[R[rs]+SignExtImm]; (2)	35//
Double		_	F[rt+1]=M[R[rs]+SignExtImm+4]	
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 //-12
Move From Control	mfc0	R	R[rd] = CR[rs]	10 /0//0
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0//-18
Multiply Unsigned	multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6)	0///19
Shift Right Arith.	sra	R	R[rd] = R[rt] >> shamt	0//-3
Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt] (2)	39//
Store FP	sdc1	I	M[R[rs]+SignExtImm] = F[rt]; (2)	3d//
Double	SUCI	1	M[R[rs]+SignExtImm+4] = F[rt+1]	Ju//

O OBCODE

FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	
	31 26	25 21	20 16	15		0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME. NUMBER. USE. CALL CONVENTION

NAME NUMBER	LIGE	PRESERVEDACROSS	
	USE	A CALL?	
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.