# DIC Experiment Lab1

Name: Jun Feng Student ID:  $\underline{523031910148}$ 

October 2, 2025

# Contents

1	$\operatorname{Intr}$	oducti	on			
2	Lab Procedures and Results					
	2.1	Simula	tion Settings			
	2.2	Task1.	Plot $I_{\rm DS} - V_{\rm DS}$ Curves			
		2.2.1	Part1. bulk Silicon MOSFETs			
		2.2.2	Part2. FinFETS			
	2.3	Task2.	Measure important parameters			
		2.3.1	Measure $I_{\text{on}}$ and $I_{\text{off}}$			
		2.3.2	Measure thershold voltage $V_{\rm T}$			
		2.3.3	Measure Subthrehold Slope(SS)			
3	Technical Analysis of the Simulation Results					
4	Observations and conclusions					

## 1 Introduction

This lab focuses on the simulation and comparison of two key transistor technologies: the planar bulk Silicon MOSFET and the 3D FinFET. As device scaling reaches nanoscale dimensions, the planar MOSFET suffers from poor gate electrostatic control, leading to significant short-channel effects like high leakage current. The FinFET architecture addresses this by employing a vertical "fin" structure, allowing the gate to control the channel from three sides, which dramatically improves performance and reduces leakage.

A critical difference in designing with FinFETs is the concept of **width quantization**. Unlike planar bulk Silicon MOSFETs, whose width can be arbitrarily sized, the effective width of a FinFET is determined by its physical geometry. The minimum width for a single fin is given by equation (1):

$$W_{\min} = 2 \times H_{\min} + t_{\rm si} \tag{1}$$

To achieve a larger drive strength of gate, multiple fins are used, making the total effective width given by equation (2):

$$W_{\text{total}} = n \times (2 \times H_{\text{fin}} + t_{\text{si}}) \tag{2}$$

The objective of this lab is to use HSPICE simulations with Predictive Technology Models (PTM) to analyze the DC characteristics of 16nm bulk MOSFETs and 20nm FinFETs. Key tasks include:

- 1. Plot  $I_{\rm DS}-V_{\rm DS}$  Curves
- 2. Measure important parameters:  $I_{\text{on}}$ ,  $I_{\text{off}}$  and  $V_{\text{T}}$
- 3. Optional: Subthrehold Slope(SS)

## 2 Lab Procedures and Results

## 2.1 Simulation Settings

- +  $L_{\rm g}=20{\rm nm}$  for ptm16hp FinFETs while  $L_{\rm g}=16{\rm nm}$  for ptm16hp bulk Si-MOSFETs.
- Supply voltage is 0.75V for both FinFETs and bulk SiMOSFETs.
- Simulation temperature: T = 25°C.
- Under 16nm process,  $\lambda = 8$ nm.

## 2.2 Task1. Plot $I_{DS} - V_{DS}$ Curves

## 2.2.1 Part1. bulk Silicon MOSFETs

## Requirements

For both N-Channel and P-Channel bulk silicon MOSFETs, plot the  $I_{\rm DS}-V_{\rm DS}$  Curves when the gate-source voltage is fixed at 0.75V.

At the same time, scanning parameter **width** increases from  $16\lambda$  to  $48\lambda$  with a step size of  $8\lambda$ .

## **Procedures**

## step1. Parameter Settings and Lib importing

```
* parameter config

.param lambda=8nm

.param Width='16*lambda'

.param Vgs_n=0.75

.param Vgs_p=-0.75

.temp 25

* lib config

.include '../Lab_LIB/Bulk/16nm_HP.pm'
```

## Step2. Stimulus and Device Definition

Set the NMOS gate voltage to 0.75V, the source and bulk to ground (0V), the channel length to 16nm, and the channel width as the parameter to be scanned, with the value parameter: "Width". Repeat the similar process for the PMOS.

```
* motivation source for nmos
VGS_N gate_n 0 'Vgs_n'
VDS_N drain_n 0 0

* motivation source for nmos
VGS_P gate_p 0 'Vgs_p'
VDS_P drain_p 0 0

* Bulk device definition for NMOS
MNFET drain_n gate_n 0 0 nmos L='2*lambda' W='Width'

* Bulk device definition for PMOS
MPFET drain_p gate_p 0 0 pmos L='2*lambda' W='Width'
```

## Step3. DC Simulatiojn

For NMOS, sweep  $V_{\rm DS}$  from 0V to 0.85V, take a point every 0.01V, obtain the leakage current at each DC operating point, then draw a curve.

Repeat the similar process for the PMOS. It is worth noting that the drain-source  $V_{\rm DS}$  voltage of PMOS needs to be swept from 0V to -0.85V.

```
* DC analysis - Sweep VDS from 0 to 0.85V for different fin numbers

dc VDS_N 0 0.85 0.01 sweep Width '16*lambda' '48*lambda' '8*lambda'

probe DC I(VDS_N)

dc VDS_P 0 -0.85 -0.01 sweep Width '16*lambda' '48*lambda' '8*lambda'

probe DC I(VDS_P)
```

## Step4. Plot the $I_{DS} - V_{DS}$ curve

From above procedures we obtain two waveform data files: Task1\_Bulk.sw0 and Task Bulk.sw1.

In CustomExplorer, we plot the  $I_{\rm DS}-V_{\rm DS}$  curve for both NMOS(Fig.1a) and PMOS(Fig.1b).

It is worth noting that in hspice, the direction of current is defined as positive when flowing into the voltage source and negative when flowing out of the voltage source.

## Results

- 1. Widths/lengths of transistors: Length: 16nm, Width: 128nm, 192nm, 256nm, 320nm, 384nm.
  - 2.  $U_{\rm DS}-V_{\rm DS}$  curves:




Figure 1:  $I_{\rm DS} - V_{\rm DS}$  curve

## 2.2.2 Part2. FinFETS

## Requirements

For both N-Channel and P-Channel FinFETS, plot the  $I_{\rm DS}-V_{\rm DS}$  Curves when the gate-source voltage is fixed at 0.75V.

At the same time, scanning parameter **fin number** increases from 4 to 8 with a step size of 2.

### **Procedures**

Aside from the parameter sweep during DC simulation, the FinFET simulation steps are identical to those for bulk silicon MOSFETs. In a FinFET, the effective channel length  $L_g$  is 20nm, and the channel width is defined by equation (2). A key parameter is the counts of fins. During the FinFET simulation, the counts of fins was swept from 4 to 8 with a step size of 2:

```
* DC analysis - Sweep VDS from 0 to 0.85V for different fin numbers

dc VDS_N 0 0.85 0.01 sweep Nfin 4 8 2

probe DC I(VDS_N)
```

```
.dc VDS_P 0 -0.85 -0.01 sweep Nfin 4 8 2
.probe DC I(VDS_P)
```

In CustomExplorer, we plot the  $I_{DS}-V_{DS}$  curve for both NFET(Fig.2a) and PFET(Fig.2b). Results

-0.8 -0.7 -0.6 -0.5 -0.4 -0.3 -0.2 -0.1 -0.14f

- 1. Widths/lengths of transistors: Length: 20nm, Width: 256, 384nm, 512nm
- 2.  $U_{\rm DS}-V_{\rm DS}$  curves:




Figure 2:  $I_{\rm DS} - V_{\rm DS}$  curve

Task2. Measure important parameters

## Requirements

2.3

For both bulk silicon MOSFETs and FinFETs, for both N-Channel and P-Channel:

- All metrics need to be measured at 25°C and 9°C respectively
- The supply voltage is 0.75V for both FinFETs and bulk Si-MOSFETs
- Width = 128nm for ptm16hp bulk Si-MOSFETs while fin number = 2 for ptm16hp FinFETs.

## **Procedures**

### Measure $I_{on}$ and $I_{off}$ 2.3.1

For N-Channel, the on-state current  $I_{\rm on}$  is measured when  $V_{\rm GS}=V_{\rm DD}$  and  $V_{\rm DS}=V_{\rm DD}$ while the off-state current  $I_{\text{off}}$  is measured when  $V_{\text{GS}} = 0$  and  $V_{\text{DS}} = V_{\text{DD}}$ .

For P-Channel, the on-state current  $I_{\rm on}$  is measured when  $V_{\rm GS}=0$  and  $V_{\rm DS}=-V_{\rm DD}$ while the off-state current  $I_{\text{off}}$  is measured when  $V_{\text{GS}} = -V_{\text{DD}}$  and  $V_{\text{DS}} = -V_{\text{DD}}$ .

For bulk Silicon MOSFETs, the HSPICE codes to measure the two currents are as follows, which has considered situations both in 25°C and 90°C.

```
******* temperature = 25 ***********
.dc VG_N 0 0.8 0.01
.probe DC I(VG_N)
.measure DC Ion_n FIND I(VD_N) WHEN V(gate_n) = 'supply'
.measure DC Ioff_n FIND I(VD_N) WHEN V(gate_n) = 0
.dc VG_P 0 -0.8 -0.01
        DC I(VG P)
.probe
.measure DC Ion_p FIND I(VD_P) WHEN V(gate_p) = '-supply'
.measure DC Ioff_p FIND I(VD_P) WHEN V(gate_p) = 0
```

When we consider FinFETs, the code is almost completely consistent, thus omitted here.

## 2.3.2 Measure thershold voltage $V_{\rm T}$

Constant current method defines threshold as the gate voltage at a given drain current  $I_{\rm crit}$ . A typical choice of  $I_{\rm crit}$  is  $\frac{W}{L} \times 0.3 \mu \rm A$ . In this experiment, we choose  $\frac{W}{L} \times 0.3 \mu \rm A$  as  $I_{\rm crit}$ . But it is worth noting that for different process, the width and length of the channel of the transistor are different. In bulk silicon MOSFETs, the length is 16nm and width is 128nm. However, in FinFETs, the length is 20nm and width is also 128nm, which is calculated by equation (2) when the fin counts is 2.

Take the HSPICE code of measuring the  $V_{\rm T}$  of FinFETs as an example. In this time, we sweep the voltage of gate-source, from 0V to 0.8V for NFET and from 0V to -0.8V for PFET. What we should pay more attention to is that the level of source and bulk should be the same.

```
****** temperature = 25 ***********
      .dc VG_N 0 0.8 0.01
      .probe DC I(VG_N)
      .measure DC VTH_n FIND V(gate_n) WHEN I(VD_N) =
         '-0.3u*Width/Lg_fin'
      .dc VG_P 0 -0.8 -0.01
      .probe DC I(VG_P)
      .measure DC VTH_p FIND V(gate_p) WHEN I(VD_P) =
         '0.3u*Width/Lg_fin'
      ****** temperature = 90 ***********
      .alter
      .temp 90
      .dc VG_N 0 0.8 0.01
      .probe DC I(VG_N)
      .measure DC VTH_n FIND V(gate_n) WHEN I(VD_N) =
13
         '-0.3u*Width/Lg_fin'
      .dc VG_P 0 -0.8 -0.01
      .probe DC I(VG_P)
      .measure DC VTH_p FIND V(gate_p) WHEN I(VD_P) =
         '0.3u*Width/Lg_fin'
```

### Results

## 1. Widths/lengths of transistors

bulk Silicon MOSFETs: Length: 16nm, Width: 128nm bulk Silicon MOSFETs: Length: 20nm, Width: 128nm

## 2. Date Table

The turn-on current  $I_{\text{on}}$ , turn-off current  $I_{\text{off}}$ , and threshold voltage  $V_{\text{T}}$  of MOSFETs of different processes and channel types at different temperatures measured using the HSPICE measure statement are shown in Table 1 and 2.

Process	Channel	Width/Width <sub>eff</sub> (nm)	$I_{ m on}$	$I_{ m off}$	$I_{ m on}/I_{ m off}$	$V_{ m T}$
Bulk	NMOS	128	$200.1 \mu A$	85.42nA	2343	0.1465V
Duik	PMOS	128	$142.1 \mu A$	116.5nA	1220	-0.1364V
FinFET	NMOS	128 (Fin num=2)	$144.5 \mu A$	9.412nA	15353	0.1758V
1 1111 12 1	PMOS	128 (Fin num=2)	$126.9 \mu A$	8.594nA	14766	-0.1800V

Table 1:  $I_{\text{on}}$ ,  $I_{\text{off}}$  and  $V_{\text{T}}$  for four transistors at temp = 25°C

Process	Channel	$Width/Width_{eff}(nm)$	$I_{ m on}$	$I_{ m off}$	$I_{ m on}/I_{ m off}$	$V_{ m T}$
Bulk	NMOS	128	$168.3 \mu A$	185nA	910	0.1377V
Duik	PMOS	128	$92.59 \mu A$	204.7nA	452	-0.1333V
FinFET	NMOS	128 (Fin num=2)	$157.3 \mu A$	59.76nA	2632	0.1246V
I IIII E I	PMOS	128 (Fin num=2)	$141.4 \mu A$	127.5nA	1109	-0.1120V

Table 2:  $I_{\rm on}$ ,  $I_{\rm off}$  and  $V_{\rm T}$  for four transistors at temp = 90°C

## 2.3.3 Measure Subthrehold Slope(SS)

## **Procedures**

The subthreshold slope is defined as the change in voltage for every tenfold change in current in the subthreshold region. Therefore, using the constant current method, given a current, simulation can determine the gate-source voltage of the transistor at that current and one-tenth of that current. The difference provides an approximate value for the subthreshold slope.

It is worth noting that as the aspect ratio increases, transistor leakage current increases, and the selected constant current should also increase accordingly. Therefore, at the same temperature, since the aspect ratio of FinFETs is 6.4 and that of bulk Silicon MOSFETs is 8, the constant current selected for FinFETs should be smaller than that for bulk Silicon MOSFETs. Furthermore, as temperature increases, the transistor threshold voltage decreases, and the selected constant current should also increase accordingly.

Take the HSPICE code of measuring the  $V_{\rm T}$  of bulk Silicon as an example. In this time, we sweep the voltage of gate-source, from 0V to 0.8V for NMOS and from 0V to -0.8V for PMOS. When we find the current  $I_{\rm DS}$  reaching the specified value, we record the current gate voltage. The voltage difference between the two recordings is the subthreshold slope.

### results

bulk Silicon MOSFETs: Length: 16nm, Width: 128nm bulk Silicon MOSFETs: Length: 20nm, Width: 128nm

### 2. Date Table

The SS of MOSFETs of different processes and channel types at different temperatures measured using the HSPICE measure statement are shown in Table 3 and 4.

Process	Channel	$Width/Width_{eff}(nm)$	$V_1$	$V_2$	SS
Bulk	NMOS	128	0.1727V	0.06428V	0.1084V/dec
Duik	PMOS	128	-0.1640V	-0.05218V	0.1118V/dec
FinFET	NMOS	128 (Fin num=2)	0.1875V	0.1055V	$0.082 \mathrm{V/dec}$
	PMOS	128 (Fin num=2)	-0.2017V	-0.1160V	0.0917 V/dec

Table 3: SS for four transistors at temp =  $25^{\circ}$ C

Process	Channel	$Width/Width_{eff}(nm)$	$V_1$	$V_2$	SS
Bulk	NMOS	128	0.1802V	0.04894V	$0.1331 \mathrm{V/dec}$
Duik	PMOS	128	-0.1787V	-0.04347V	$0.1352 \mathrm{V/dec}$
FinFET	NMOS	128 (Fin num=2)	0.1381V	0.04102V	$0.097 \mathrm{V/dec}$
	PMOS	128 (Fin num=2)	-0.1257V	-0.02725V	$0.0985 \mathrm{V/dec}$

Table 4: SS for four transistors at temp =  $90^{\circ}$ C

# 3 Technical Analysis of the Simulation Results

# 4 Observations and conclusions