

DIC Lab2 Report

Name: Jun Feng ID: 523031910148

2025 年 11 月 2 日

目录

1	Introduction and Background	3
2	Task 1: FO4 Delay Measurement	4
2.1	Lab Procedures	4
2.2	Lab Results	4
2.3	Technical Analysis	4
3	Task 2: Delay Optimization for Inverter Chain	6
3.1	Lab Procedures	6
3.2	Lab Results	6
3.3	Technical Analysis	7
4	Task 3: CMOS Inverter Power Consumption	8
4.1	Lab Procedures	8
4.2	Lab Results	8
4.3	Technical Analysis	9
5	Task 4: Energy-Delay Product Optimization	10
5.1	Lab Procedures	10
5.2	Lab Results	10
5.3	Technical Analysis	10
6	Task 5: Inverter Chain Optimization with Unfixed Stages	13
6.1	Lab Procedures	13
6.2	Lab Results	13
6.3	Technical Analysis	14
6.4	Fine-Grained Optimization for N=4 and N=5	15

7	Observations and Conclusions	17
7.1	Key Observations	17
7.2	Conclusions	17

1 Introduction and Background

This report presents the results of Digital Integrated Circuit Lab 2, focusing on the analysis and optimization of CMOS inverter chains using FinFET technology. The primary objectives of this laboratory are:

- Measurement and characterization of inverter delay parameters (FO4 delay)
- Optimization of multi-stage inverter chains for minimum delay
- Power consumption analysis of optimized inverter chains
- Energy-Delay Product (EDP) optimization through supply voltage scaling
- Investigation of optimal stage number selection for inverter chain design

The experiments utilize HSPICE simulation with 16nm FinFET technology models. FinFET technology offers superior electrostatic control and reduced short-channel effects compared to traditional planar MOSFETs, making it suitable for advanced technology nodes. Throughout this lab, we explore fundamental trade-offs in digital circuit design, including the relationship between delay, power consumption, and energy efficiency.

The inverter chain optimization problem is particularly important in practical circuit design, where signals must drive large capacitive loads through multiple stages. By carefully selecting the number of stages and the sizing factor of each stage, we can minimize propagation delay while maintaining acceptable power consumption.

2 Task 1: FO4 Delay Measurement

2.1 Lab Procedures

The objective of Task 1 is to measure the Fan-Out-4 (FO4) delay of an inverter, which is a fundamental metric for characterizing the speed of a technology. The FO4 delay represents the propagation delay of an inverter driving four identical copies of itself.

The measurement setup consists of a chain of inverters where each inverter drives the next stage. HSPICE simulation is performed with the following key steps:

1. Define an inverter subcircuit using FinFET models
2. Create a chain of inverters with proper fan-out configuration
3. Apply a pulse input signal to the first stage
4. Measure the propagation delay **at the third inverter output**
5. Calculate both high-to-low (t_{pHL}) and low-to-high (t_{pLH}) delays using ".measure" statements

The measurement statements in HSPICE trigger on the 50% point of the supply voltage ($0.5 \cdot \text{SUPPLY}$) to accurately capture the propagation delay:

```

1 .measure tran tpLH TRIG V(in) = 0.5*SUPPLY FALL = 2 TARG V(out) =
   0.5*SUPPLY RISE = 2
2 .measure tran tpHL TRIG V(in) = 0.5*SUPPLY RISE = 2 TARG V(out) =
   0.5*SUPPLY FALL = 2
3 .measure tran tp param='(tpLH+tpHL)/2'
```

2.2 Lab Results

The simulation results for the third inverter in the chain show the following delay characteristics 1:



The waveform plots demonstrating the delay measurements are shown in Figures 1a and 1b.

2.3 Technical Analysis

The measured FO4 delay of approximately 5.946 ps demonstrates the high-speed capability of 16nm FinFET technology. Several observations from the results:

Parameter	Value (ps)	Temperature (°C)	Alter #
t_{pLH}	6.212	25.0	1
t_{pHL}	5.680	25.0	1
t_p	5.946	25.0	1

表 1: Measured FO4 delay parameters

(a) t_{pHL} measurement waveform(for illustration only)(b) t_{pLH} measurement waveform(for illustration only)图 1: $I_{DS} - V_{DS}$ curve

1. The t_{pHL} (5.680 ps) is slightly faster than t_{pLH} (6.212 ps), indicating that the NMOS pull-down network has higher drive strength than the PMOS pull-up network in this technology and sizing.
2. The difference between the rising delay and falling delay is about 9%, which shows that the current process and transistor size parameters are well characterized.

3 Task 2: Delay Optimization for Inverter Chain

3.1 Lab Procedures

Task 2 focuses on finding the optimal sizing of a 4-stage inverter chain driving a $256\times$ load. The design challenge is to minimize the total propagation delay through proper selection of sizing factors for each stage.

HSPICE simulation is performed with the following key steps:

1. Fix the first stage inverter size at $1\times$ ($n_{fin} = 1$) and the load inverter size at $256\times$ ($n_{fin} = 256$)
2. Sweep sizing factors for stages 2, 3, and 4
3. Measure individual stage delays and sum to total chain delay
4. Compare results with theoretical predictions, select the optimal configuration for afterward experiment

The HSPICE circuit topology is configured as:

```

1 Xinv1 in inv1_out vdd 0 inv nfin = 1
2 Xinv2 inv1_out inv2_out vdd 0 inv nfin = 'f2'
3 Xinv3 inv2_out inv3_out vdd 0 inv nfin = 'f3'
4 Xinv4 inv3_out inv4_out vdd 0 inv nfin = 'f4'
5 XinvL inv4_out invL_out vdd 0 inv nfin = 256

```

Six different sizing combinations were simulated using parametric sweep:

```

1 .data sweepdata f2 f3 f4
2 + 4 16 64
3 + 4 15 60
4 + 4 20 80
5 + 5 16 64
6 + 5 15 60
7 + 5 20 80

```

3.2 Lab Results

The simulation results for all six configurations are summarized in Table 2. Key measurements include individual stage delays (t_{p1} through t_{p4}) and total chain delay (t_{p_total}).

The optimal configuration is found to be $f_2 = 4, f_3 = 15, f_4 = 60$ with a minimum total delay of **29.07 ps**.

Index	f2	f3	f4	t_{p1} (ps)	t_{p2} (ps)	t_{p3} (ps)	t_{p4} (ps)	t_{p_total} (ps)
1	4	16	64	8.619	6.786	6.752	7.009	29.17
2	4	15	60	8.607	6.548	6.644	7.271	29.07
3	4	20	80	8.602	7.739	7.188	6.232	29.76
4	5	16	64	9.749	6.279	6.477	6.958	29.46
5	5	15	60	9.753	6.071	6.385	7.228	29.44
6	5	20	80	9.723	7.086	6.841	6.166	29.82

表 2: Inverter chain delay measurements for different sizing configurations

3.3 Technical Analysis

The experimental results reveal interesting insights about inverter chain optimization:

For a 4-stage chain with load factor $F = 256$, the optimal sizing factor should be $f = F^{1/N} = 256^{1/4} = 4$, suggesting uniform scaling with $f_2 = 4, f_3 = 16, f_4 = 64$. The experimental results show that while $f_2 = 4$ matches the theory, the optimal configuration is $f_2 = 4, f_3 = 15, f_4 = 60$, which deviates slightly from the theoretical 4-16-64 progression by using $f_3=15$ instead of 16, and $f_4=60$ instead of 64.

The classical theory assumes identical stage designs with pure capacitive loading. However, in practical FinFET technology, input capacitance includes both gate and parasitic components, while our theory model neglects parasitic capacitance. Moreover, wire parasitic capacitance becomes significant at small feature sizes, causing drive strength to vary non-linearly with transistor sizing.

Stage-by-stage analysis:

1. Configuration (4, 16, 64): All stages have relatively balanced delays, with total delay of 29.17 ps
2. Configuration (4, 15, 60): Achieves 29.07 ps by slightly reducing f_3 and f_4 , which reduces their input capacitance while maintaining sufficient drive strength
3. Configuration (4, 20, 80): Stage 2 delay increases to 7.74 ps (compared to 6.55 ps for configuration 2), offsetting gains from other stages

The results demonstrate that the theoretical $4\times$ scaling provides an excellent starting point, and fine-tuning around this value can yield small improvements. The optimal deviation from theory (using 15 and 60 instead of 16 and 64) suggests that slightly undersizing the intermediate stages can reduce total delay by minimizing parasitic capacitance effects.




图 2: Rising delay waveforms of inverter chains with different sizing configurations(for illustration only)

4 Task 3: CMOS Inverter Power Consumption

4.1 Lab Procedures

Task 3 measures the power consumption of the optimized inverter chain from Task 2. HSPICE simulation is performed with the following key steps:

1. The optimal sizing configuration from Task 2: $f_2 = 4$, $f_3 = 15$, $f_4 = 60$
2. A pulse voltage source applied to the input
3. Power measurement averaged over multiple switching cycles

The key HSPICE measurement statement:

```
1 .measure tran avgpwr AVG P(vdd_inv) from=1n to=10n
```

This measures the average power consumption from 1 ns to 10 ns, capturing multiple complete switching cycles to obtain accurate steady-state power consumption.

4.2 Lab Results

The measured power consumption results are:

Parameter	Value	Temperature (°C)
Average Power	$-49.68\mu W$	25.0

表 3: Power consumption of optimized inverter chain

Note: The negative sign indicates power consumption (current flowing from the supply source into the circuit).

4.3 Technical Analysis

The power consumption analysis reveals several important characteristics:

1. **Total power:** The measured average power of $-49.68\mu W$ represents the combined dynamic and static power consumption of the 4-stage inverter chain.
2. **Dynamic power dominance:** At nominal supply voltage (0.75V) and room temperature, dynamic switching power typically dominates over static leakage power. The dynamic power is given by:

$$P_{dynamic} = C_{load} \cdot V_{DD}^2 \cdot P_{0 \rightarrow 1} \cdot f_{clk}$$

where $P_{0 \rightarrow 1}$ is the activity factor, C_{load} is the total load capacitance, and f_{clk} is the switching frequency.

3. **Power-delay trade-off:** While the optimized sizing minimizes delay (37.32 ps), it requires larger transistors in intermediate stages, which increases both switching capacitance and short-circuit current, leading to higher power consumption.

These power measurements establish the baseline for energy-delay optimization in Task 4.

5 Task 4: Energy-Delay Product Optimization

5.1 Lab Procedures

Task 4 investigates the optimal operating point (V_{dd}) by sweeping supply voltage to minimize the Energy-Delay Product (EDP). The EDP metric captures the trade-off between performance and energy efficiency:

$$EDP = \text{Power} \times \text{Delay}^2$$

HSPICE simulation is performed with the following key steps:

1. Use the optimized chain configuration from Task 2 ($f_2 = 4$, $f_3 = 15$, $f_4 = 60$)
2. Sweep supply voltage from 0.5V to 1.5V in 20mV steps
3. Measure total propagation delay (t_{p_total}) for each voltage
4. Measure average power consumption at each voltage
5. Calculate EDP for each operating point

Key HSPICE measurement statements:

```

1 .measure tran tp_total param='tp1+tp2+tp3+tp4'
2 .measure TRAN avgpwr AVG P(vdd_inv) from=1n to=8n
3 .measure tran EDP param='abs(avgpwr*tp_total*tp_total)'
```

A Python script named "parser_mt.py" was used to extract data from the .mt0 output file and generate visualization plots for analysis.

5.2 Lab Results

The simulation swept 51 voltage points from 0.5V to 1.5V. For example, several operating points are summarized in the table below:


The **optimal supply voltage is 0.56V**, achieving the minimum EDP of $3.815 \times 10^{-26} W \cdot s^2$ with $t_{p_total} = 38.24 \text{ ps}$ and power = $-26.10 \mu W$.

5.3 Technical Analysis


The voltage scaling results demonstrate fundamental trade-offs in digital circuit design:

Supply (V)	t_{p_total} (ps)	Power (μW)	EDP ($W \cdot s^2$)
0.50	44.10	-20.15	3.918×10^{-26}
0.56	38.24	-26.10	3.815×10^{-26}
0.58	36.74	-28.28	3.817×10^{-26}
0.70	30.71	-43.69	4.122×10^{-26}
0.80	27.74	-59.64	4.590×10^{-26}
1.00	24.36	-100.7	5.978×10^{-26}
1.20	22.18	-611.4	30.08×10^{-26}
1.50	18.47	-8.298e+6	2.830×10^{-21}

表 4: Selected EDP measurements at different supply voltages



(a) Total propagation delay vs. supply voltage



(b) Average power consumption vs. supply voltage

图 3: Delay and Power vs. Supply Voltage

1. **Delay characteristics:** As shown in Figure 3a, delay increases exponentially as supply voltage decreases to threshold. At 0.5V, the circuit operates near the threshold voltage region where transistor drive current is severely degraded.
2. **Power characteristics:** Figure 3b shows that power consumption decreases quadratically with supply voltage, following the relationship $P \propto V_{DD}^2$. At 1.0V, power is approximately 100.7 μW , while at 0.56V it drops to 26.10 μW (a 74% reduction).
3. **EDP optimization:** Figure 4 reveals a minimum at 0.56V. This represents the optimal balance between:
 - Speed: Still reasonable at 38.24 ps
 - Energy efficiency: Power of 26.10 μW , providing excellent energy-delay trade-off




图 4: Energy-Delay Product vs. supply voltage

The EDP metric effectively captures the energy-performance trade-off, making it a valuable tool for system-level power management decisions.

6 Task 5: Inverter Chain Optimization with Unfixed Stages

6.1 Lab Procedures

Task 5 extends the optimization problem by allowing the number of stages (N) to vary. The goal is to find both the optimal number of stages and the sizing factor for each stage to minimize total delay.

Theoretical background:

- For a given stage number N , the optimal sizing factor is $f = F^{1/N}$ where $F = 256$ (load factor)
- If N is not given, the optimal number of stages should satisfy: $f = \exp(1 + \gamma/f) \approx 3.6$ (from calculus of variations)
- This suggests $N = \ln(256)/\ln(3.6) \approx 4.32$ stages

HSPICE simulation is performed with the following key steps:

1. Generate separate HSPICE netlists for $N = 1$ to 10 stages
2. For each N , calculate optimal sizing as $f = 256^{1/N}$
3. Use Python scripts to automatically generate netlists and batch simulate
4. Extract total delay for each configuration
5. Compare results to identify optimal stage number

Python scripts used for automation work are:

1. `generate_task5.py`: Generates HSPICE netlists for different N values
2. `run_task5.py`: Batch executes all simulations
3. `parser_mt.py`: Parses .mt0 output files
4. `run_stat.py`: Consolidates results into summary spreadsheet
5. `summary_plot.py`: Generates visualization plots

6.2 Lab Results

The simulation results for stage numbers from 1 to 10 are summarized:

The **optimal configuration is $N = 4$ or $N = 5$ stages** (both achieve the same delay) with a minimum total delay of **29.17 ps**.

N (Stages)	t_{p_total} (ps)	Optimal f
1	209.3	256.00
2	45.86	16.00
3	31.67	6.35
4	29.17	4.00
5	29.17	3.03
6	30.06	2.52
7	31.55	2.20
8	33.31	1.97
9	35.29	1.81

表 5: Total delay vs. number of stages

6.3 Technical Analysis

The results validate theoretical predictions and reveal practical design insights:

1. **Optimal stage number:** The experimental results show that both $N = 4$ and $N = 5$ achieve the minimum delay of 29.17 ps. This closely matches the theoretical prediction of $N \approx 4.32$ stages, suggesting the optimal point lies between 4 and 5 stages. At $N = 4$, $f = 256^{1/4} = 4.00$, and at $N = 5$, $f = 256^{1/5} = 3.03$. The theoretical optimal sizing factor is near $f \approx 3.6$, which indeed falls between these two values.
2. **Delay vs. stages curve:** Figure 5 shows a minimum at $N = 4$ and $N = 5$:
 - $N < 4$: Too few stages means each stage must provide large gain, resulting in excessive delay per stage
 - $N > 5$: Too many stages accumulate delay despite each being individually fast
 - $N = 4$ or $N = 5$: Optimal balance between stage count and individual stage delay
3. **Single stage penalty:** Using just 1 stage ($N=1$) results in 209.3 ps delay - over $7\times$ slower than the optimum. This dramatic penalty demonstrates why direct drive of large loads is impractical.
4. **Flat optimum:** Both $N=4$ and $N=5$ achieve the same delay of 29.17 ps, demonstrating that the optimization landscape is relatively flat near the optimum. This provides design flexibility - either 4 or 5 stages can be chosen based on other constraints such as area or power.




图 5: Total propagation delay vs. number of stages

5. Comparison with Task 2:

- Task 2 (fixed 4 stages with swept sizing): Best delay = 29.07 ps with (f2=4, f3=15, f4=60)
- Task 5 (optimized 4 stages with uniform scaling): Delay = 29.17 ps with (f2=4, f3=16, f4=64)

6. **Technology scaling:** The optimal N depends on the ratio of intrinsic delay to loading delay. As technology scales to smaller nodes with lower supply voltages, this ratio changes, potentially shifting the optimal N .

This task demonstrates the importance of holistic optimization - considering both stage count and transistor sizing to achieve optimal circuit performance.

6.4 Fine-Grained Optimization for $N=4$ and $N=5$

Since both $N=4$ and $N=5$ stages achieved the same minimum delay of 29.17 ps with uniform sizing factors, we conducted additional fine-grained parameter sweeps around these optimal points to search for even better configurations. Instead of constraining the sizing factors to follow the geometric progression strictly, we allowed small variations in the intermediate stage sizes.

For N=4 stages:

We swept the sizing factors f_2 , f_3 , and f_4 around the theoretical values (4, 16, 64), allowing variations in f_2 (4, 5), f_3 (15, 16, 17), and f_4 (56, 58, 60, 62, 64, 66, 68, 70). This resulted in 48 different configurations.

For N=5 stages:

We swept the sizing factors f_2 , f_3 , f_4 , and f_5 around the theoretical values (3, 9, 27, 84), allowing variations in f_2 (2, 3, 4), f_3 (7, 9, 11), f_4 (25, 27, 29), and f_5 (80, 84, 88). This resulted in 81 different configurations.

Optimization Results:

The detailed simulation results are stored in `Task5_op/N=4/task5_op_N4.csv` and `Task5_op/N=5/task5_op_N5.csv`. The optimal configurations found are:

N	f2	f3	f4	f5	t_{p_total} (ps)
4	4	15	56	-	29.01
5	3	9	27	80	29.11

表 6: Optimal configurations from fine-grained parameter sweep

The fine-grained optimization revealed that for $N=4$, the configuration (4, 15, 56) achieves a slightly better delay of **29.01 ps**, which is marginally better than the uniform scaling result of 29.17 ps. For $N=5$, the configuration (3, 9, 27, 80) achieves **29.11 ps**.

Analysis:

The improvement from 29.17 ps to 29.01 ps (0.55% improvement) demonstrates that:

- The theoretical uniform sizing provides an excellent starting point for optimization
- Fine-tuning around the theoretical values can yield marginal improvements
- The optimization landscape is relatively flat near the optimum, indicating robustness to sizing variations
- Practical design can benefit from such parameter sweeps when maximum performance is critical

This refined optimization shows that the $N=4$ configuration with sizing factors (4, 15, 56) represents the best achievable performance for this inverter chain design problem.

7 Observations and Conclusions

This laboratory investigation of CMOS inverter chains using 16nm FinFET technology has provided valuable insights into fundamental digital circuit design principles and optimization techniques.

7.1 Key Observations

1. **FO4 Delay Characterization:** The measured FO4 delay of 5.946 ps demonstrates the high-speed capability of advanced FinFET technology. The slight asymmetry between t_{pLH} (6.212 ps) and t_{pHL} (5.680 ps), with about 9% difference, reflects inherent mobility differences between NMOS and PMOS devices.
2. **Theoretical vs. Practical Optimization:** While classical theory predicts uniform $4\times$ scaling for optimal delay, experimental results show that $f_2 = 4, f_3 = 15, f_4 = 60$ provides superior performance for the fixed 4-stage chain in Task 2. This deviation highlights the importance of parasitic effects, non-ideal scaling, and technology-specific characteristics that simple analytical models may overlook.
3. **Voltage Scaling for Energy Efficiency:** The EDP analysis revealed that operating at 0.56V (25% below nominal 0.75V) achieves optimal energy efficiency. This represents approximately 74% power reduction compared to higher voltages, making it highly attractive for energy-constrained applications.
4. **Architectural Optimization:** Task 2's manual parameter sweep found the optimal 4-stage configuration (4, 15, 60) with 29.07 ps delay. Task 5's uniform sizing approach with $N = 4$ stages ($f = 4.00$) yielded 29.17 ps, while $N = 5$ stages ($f \approx 3.03$) also achieved 29.17 ps. This validates theoretical predictions suggesting an optimal sizing factor near $f \approx 3.6$. Further fine-grained optimization in Task 5 found that $N=4$ with sizing (4, 15, 56) achieves 29.01 ps, representing the absolute minimum delay. The convergence of multiple optimization approaches to similar configurations ($f_2=4, f_3=15$) demonstrates the robustness of the optimal design region.

7.2 Conclusions

1. **Multi-dimensional optimization:** Optimal circuit design requires simultaneous consideration of multiple parameters - transistor sizing, stage count, and supply voltage. No single parameter can be optimized in isolation without considering its impact on other design objectives.

2. **Technology awareness:** Practical design must account for real-world effects including parasitic capacitance, wire resistance, velocity saturation, and short-channel effects, which becomes increasingly important at advanced technology nodes.
3. **Design metrics matter:** Different optimization metrics (minimum delay, minimum power, minimum EDP) lead to different optimal designs:
 - Minimum delay: Large transistors, nominal voltage, optimal staging
 - Minimum power: Small transistors, reduced voltage
 - Minimum EDP: Balanced sizing, near-threshold voltage

In conclusion, this lab has successfully demonstrated the application of systematic optimization techniques to inverter chain design, validating theoretical models while revealing the importance of practical considerations in advanced technology nodes. The methodologies and insights gained are directly applicable to real-world digital circuit design problems.