

Thank you for the amazing semester!!

Assignment 7 Sarah Mentel

① Exercise 7.3

Modify single-cycle MIPS processor to implement one of the following instructions.

① indicate changes to datapath

② name any new control signals

③ show changes to main decoder

... describe any other required changes

a) sll rd, rt, shamt ① attached in file

ex: sll \$t0, \$s1, 2

0	0	17	8	2	0
---	---	----	---	---	---

R-type

op rs rt rd shamt funkt

sll shifts \$rt w/ shamt, so kinda padded w/ zeros

② Left shift register added, amount specified by shamt

EXERCISE 7.3A




Figure 7.11 Complete single-cycle MIPS processor

b.) $\text{lui} \quad \text{Ex} \quad \text{lui} \quad \$\$ \quad \text{Op} \quad \text{rt} \quad \text{imm} \quad \text{rs} \quad (\text{rs})$

① attached pic..

② Using appendix B⁰ imm: 16-bit imm field for Instr.

Instr.	OP	RegWrite	Reg Dst	AlU Src	Branch	MemWrite
lui	001111	1	0	1	0	0

Stored rt No rd

MemtoReg	ALU OP
0	00

EXERCISE 7.3B




Figure 7.11 Complete single-cycle MIPS processor

Exercise 7.13


b) ori ① image

② Zero extend added \$multiplier size increased
ALU control 001

~~Insta / OP / RegWrite / RegDst / ALUSrc / Branch / MemtoReg~~

③ main controller
unmodified ~~MemtoReg / ALU OP~~

d) ① data path remains unchanged
but Diagram modified attached pic



EXERCISE 7.13 D

