Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May 7 15:05:29 MDT 2023
Date : Sun Oct 29 22:58:30 2023
Host : LAPTOP-9LEGU41K running 64-bit major release (build 9200)
Command : report_power -file CounterWithPowerGating_power_routed.rpt -pb CounterWithPowerGating_power_summary_routed.pb -rpx CounterWithPowerGating_power_routed.rpx
Design : CounterWithPowerGating
Device : xa7a12tcpg238-2I
Design State : routed
Grade : industrial
Process : typical
Characterization : Production
Power Report
Table of Contents
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment

2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy
1. Summary
+
Total On-Chip Power (W) 0.960
Design Power Budget (W) Unspecified*
Power Budget Margin (W) NA
Dynamic (W) 0.899
Device Static (W) 0.061
Effective TJA (C/W) 6.2
Max Ambient (C) 94.1
Junction Temperature (C) 30.9
Confidence Level Low
Setting File
Simulation Activity File
Design Nets Matched NA
++
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in<="" td=""></value>
Watts>
4.4.On Chin Companyanta
1.1 On-Chip Components

1.2 Power Supply Summary

```
+-----+
| Source | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A) | Margin (A)
| Vccint | 1.000 | 0.058 |
                            0.052 |
                                    0.006 |
                                             NA | Unspecified | NA
| Vccaux | 1.800 | 0.079 |
                             0.069
                                     0.010 |
                                              NA | Unspecified | NA
Vcco33
            3.300 | 0.000 |
                             0.000 |
                                     0.000 |
                                              NA | Unspecified | NA
| Vcco25 |
            2.500 | 0.000 |
                             0.000 |
                                     0.000 |
                                              NA | Unspecified | NA
| Vcco18 |
            1.800 | 0.402 |
                             0.401 |
                                     0.001 |
                                              NA | Unspecified | NA
| Vcco15 |
            1.500 | 0.000 |
                             0.000 |
                                     0.000 |
                                              NA | Unspecified | NA
| Vcco135 |
             1.350 | 0.000 |
                             0.000 |
                                      0.000 |
                                               NA | Unspecified | NA
```

Vcco12	1.200	0.000	0.000	0.000	NA Unspecif	ied NA	1
Vccaux_io	1.800	0.000	0.000	0.000	NA Unspec	ified NA	1
Vccbram	1.000	0.000	0.000	0.000	NA Unspec	ified NA	1
MGTAVcc	1.000	0.000	0.000	0.000	NA Unspec	cified NA	I
MGTAVtt	1.200	0.000	0.000	0.000	NA Unspec	ified NA	I
Vccadc	1.800	0.020	0.000	0.020	NA Unspecif	ied NA	1
+	+	+	+		+	+	
1.3 Confidence	e Level						
+ User Input D 	· 	· 	ce Details		+ 	+Action	
+	+	+			+	+	
Design imple 	mentation	state Hig	h Des	ign is route	d	I	
Clock nodes a missing clock a view	•	Low n a constra			han 75% of clock	•	Provide ck Domain"
I/O nodes ac Provide missin view	•	•		•	outs are missing to disting the "By F	•	•
Internal nodes activity Medium User specified less than 25% of internal nodes Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views							
Device mode	lo l	High	Device mo				

1	1		I
Overall confidence	elevel Low	1	
+			
			·
2. Settings			
2.1 Environment			
++		+	
Ambient Temp (C)	25.0	1	
ThetaJA (C/W)	6.2	I	
Airflow (LFM)	250	1	
Heat Sink	medium (Mediur	m Profile)	
ThetaSA (C/W)	4.6	1	
Board Selection	medium (10"x	<10")	
# of Board Layers	12to15 (12 to	15 Layers)	
Board Temperatur	e (C) 25.0	1	
++		+	
2.2 Clock Constraint	S		

++
Clock Domain Constraint (ns)
++
3. Detailed Reports
3.1 By Hierarchy
++
Name Power (W)
++
CounterWithPowerGating 0.899
++