Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May 7 15:05:29 MDT 2023
Date : Sun Oct 29 23:40:31 2023
Host : LAPTOP-9LEGU41K running 64-bit major release (build 9200)
Command : report_power -file counterNoOptimization_power_routed_1.rpt -pb counterNoOptimization_power_summary_routed_1.pb -rpx counterNoOptimization_power_routed_1.rpx
Design : counterNoOptimization
Device : xa7a12tcpg238-2I
Design State : routed
Grade : industrial
Process : typical
Characterization : Production
Power Report
Table of Contents
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment

2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy
1. Summary
++
Total On-Chip Power (W)   3.735
Design Power Budget (W)   Unspecified*
Power Budget Margin (W)   NA
Dynamic (W)   3.668
Device Static (W)   0.067
Effective TJA (C/W)   6.2
Max Ambient (C)   76.9
Junction Temperature (C)   48.1
Confidence Level   Low
Setting File
Simulation Activity File
Design Nets Matched   NA
++
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in="" watts=""></value>
1.1 On-Chip Components

```
+-----+
| On-Chip | Power (W) | Used | Available | Utilization (%) |
+-----+
| Slice Logic | 0.044 | 10 | --- | --- |
LUT as Logic | 0.034 | 2 | 8000 | 0.03 |
| BUFG | 0.006 |
                1 | 32 |
                          3.13 |
| Register | 0.004 | 4 | 16000 | 0.03 |
      | 0.000 |
Others
              1 | --- |
| Signals | 0.058 | 7 | --- | --- |
| I/O | 3.566 | 6 | 112 |
                         5.36 |
| Static Power | 0.067 | |
| Total | 3.735 | | |
+-----+
```

## 1.2 Power Supply Summary

-----

```
| Source | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A) | Margin (A)
| Vccint | 1.000 | 0.117 |
                               0.106 | 0.011 |
                                                  NA | Unspecified | NA
             1.800 | 0.302 |
                                0.292 |
                                         0.010 |
                                                   NA | Unspecified | NA
| Vccaux |
| Vcco33 |
              3.300 | 0.000 |
                                0.000 |
                                          0.000 |
                                                   NA | Unspecified | NA
Vcco25
              2.500 | 0.000 |
                                0.000 |
                                          0.000 |
                                                   NA | Unspecified | NA
| Vcco18 |
              1.800 |
                       1.688 |
                                1.688 |
                                          0.001 |
                                                   NA | Unspecified | NA
| Vcco15 |
              1.500 | 0.000 |
                                0.000 |
                                          0.000 |
                                                   NA | Unspecified | NA
```

Vcco135	1.350	0.000	0.000	0.000	NA	Unspecified   NA	1
Vcco12	1.200	0.000	0.000	0.000	NA	Unspecified   NA	1
Vccaux_io	1.800	0.000	0.000	0.000	NA	Unspecified   NA	1
Vccbram	1.000	0.000	0.000	0.000	NA	Unspecified   NA	1
MGTAVcc	1.000	0.000	0.000	0.000	NA	Unspecified   NA	1
MGTAVtt	1.200	0.000	0.000	0.000	NA	Unspecified   NA	1
Vccadc	1.800	0.020	0.000	0.020	NA	Unspecified   NA	1
·+	+	+	+	+	+-	+	
+    User Input Da 	+  ıta	<del>-</del>	 ce   Details			 -+   Action	
Design implei  Clock nodes a  nissing clock a	activity	Low	User spe		han 75		Provide k Domain"
I/O nodes act	•					e missing user specific g the "By Resource Ty	
Internal node Provide missinę views	-	Mediun nodes activ	•	-		n 25% of internal node by editing the "By Res	
Device model							

1	1		I
Overall confidence	elevel   Low	1	
+			
			·
2. Settings			
2.1 Environment			
++		+	
Ambient Temp (C)	25.0	1	
ThetaJA (C/W)	6.2	I	
Airflow (LFM)	250	1	
Heat Sink	medium (Mediur	m Profile)	
ThetaSA (C/W)	4.6	1	
Board Selection	medium (10"x	<10")	
# of Board Layers	12to15 (12 to	15 Layers)	
Board Temperatur	e (C)   25.0	1	
++		+	
2.2 Clock Constraint	S		

-----

+	++
Clock   Dom	ain   Constraint (ns)
+	++
3. Detailed Re	ports
	-
3.1 By Hierarc	hy
+	+
Name	Power (W)
+	+
counterNoO	ptimization   3.668
+	+