

Course Code: 19ECE343

Course Name: FPGA Based System Design

Component: Mini Project

Date of Evaluation:

Academic Year: 2024-2025 (Even Semester)

Batch Number:

Name of the Students With Registration no.:

1) Hanu Sharma BL.EN.U4ECE22218

2) J Sai Kesav BL.EN.U4ECE22219

3) Smrithi Banala BL.EN.U4ECE22251

Semester, Branch and Section: 6th Sem, ECE C

Batch: 2022-2026

Faculty In-charge: Dr. C Ramesh

<u>Aim:</u> Design of FFT Algorithm using 32-bit 1EEE 754 single precision standard floating point numbers.

Tool Used: Xilinx Vivado

FPGA Family Used (for Synthesis): Xilinx Zynq

Theory:

1) Introduction

Sign (1 Rit)

Fast Fourier Transform (FFT) is a Digital Signal Processing (DSP) technique to compute Discrete Fourier Transform (DFT) in a faster way by utilizing the properties of the twiddle factor.

FFT can be done in two ways:

- (i) Decimation In Time
- (ii) Decimation In Frequency (DIF).

DIT FFT reduces the required number of complex multiplications from N^2 to $(N^2 \log_2 N)$, whereas, DIF FFT reduces it from N^2 to $(N/2^2 \log_2 N)$

Also, here floating-point arithmetic is used for the computation of FFT. Floating-point numbers are represented by using a significand or mantissa multiplied by an exponent. The base of the exponent is generally 2, 10 or 16. Here 2 is selected as the base.

32-bit floating point numbers represented in IEEE 754 format are composed of three components:

Exponent (8 Rits)

Sign (1 Bit) Exponent (6 Bits) Wantissa (25 Bits)
☐ Sign: it indicates whether the number is positive or negative.
☐ Mantissa: it holds the main digits
☐ Exponent: it contains the value of the base power which defines where the decimal point should be placed. Here base value for the exponent is 2.

Mantissa (23 Rits)

2) Block Diagram and/or Logic Circuit

2-Point FFT Butterfly Diagram




Fig.1 Radix-2 DIF FFT butterfly Diagram with real and imaginary inputs

$$Z1r + jZ1i = (a1 + jb1) + (a2 + jb2) = (a1 + a2) + j(b1 + b2)$$

Thus, $Z1r = (a1 + a2)$ and $Z1i = (b1 + b2)$;

$$Z2r + jZ2i = [(a1 + jb1) - (a2 + jb2)] * (Wr + jWi)$$

$$= [a1*Wr - a2*Wr - b1*Wi + b2*Wi] + j[a1*Wi - a2*Wi - b1*Wr + b2*Wr]$$

32-Bit Floating Point Adder




Fig.2 32-bit floating point adder

32-Bit Floating Point Multiplier





Fig.3 32-bit floating point multiplier

3) Working principle

The working principle of the FFT algorithm includes designing an adder block for the floating-point numbers, then a multiplier, using those to design 2-point FFT Blocks and later a 4-point FFT.



4 Point FFT Working Principle using 2-point FFT




Fig.4 4-point DIF FFT using radix-2

4) Advantages/ Disadvantages

Advantages	Disadvantages
Significantly reduces computational	FFT provides detailed frequency
costs compared to the DFT, making it	information but sacrifices time
suitable for real-time analysis.	resolution, as it analyzes the entire
	signal duration rather than specific time
	segments.
Require less memory storage compared	FFT provides frequency information at
to direct DFT calculations.	discrete points, and the resolution is
	determined by the number of samples,
	potentially limiting the ability to
	accurately analyze narrow-band signals.

Verilog Code:

```
'timescale 1ns / 1ps
module fp_multiplier (
  input [31:0] a,
  input [31:0] b,
             exception,
  output
             overflow,
  output
             underflow,
  output
  output [31:0] result
);
  wire temp;
  wire sign;
  wire [7:0] exp_a, exp_b;
  wire [23:0] mant_a, mant_b;
  wire [47:0] mant_mult;
  wire [7:0] exp_sum, exp_final;
  wire [22:0] mantissa_out;
  wire [47:0] mant_norm;
```

```
wire guard, round, sticky;
  wire [24:0] rounded mantissa;
  wire exp carry;
  assign temp = (a == 0 | b == 0);
  assign sign = a[31] \land b[31];
  assign exp a = a[30:23];
  assign exp b = b[30:23];
  assign mant a = (\exp a == 8'd0) ? \{1'b0, a[22:0]\} : \{1'b1, a[22:0]\};
  assign mant b = (\exp b == 8'd0) ? \{1'b0, b[22:0]\} : \{1'b1, b[22:0]\};
  assign mant mult = mant a * mant b;
  assign exp sum = exp a + exp b - 8'd127;
  assign mant norm = mant mult[47]? mant mult: mant mult << 1;
  wire [7:0] exp adjust = mant mult[47] ? 8'd1 : 8'd0;
  assign exp final = exp sum + exp adjust;
  assign guard = mant norm[23];
  assign round = mant norm[22];
  assign sticky = |mant norm[21:0];
  wire round bit = guard & (round | sticky | mant norm[24]);
  assign rounded mantissa = {1'b0, mant norm[46:24]} + round bit;
  assign mantissa out = rounded mantissa[24]? rounded mantissa[23:1]:
rounded mantissa[22:0];
  assign exp carry = rounded mantissa[24];
  wire [7:0] final exponent = \exp final + \exp carry;
  assign exception = (\&exp\ a) | (\&exp\ b) | temp;
  assign overflow = (final exponent >= 8'hFF);
  assign underflow = (final exponent <= 8'd0);
  assign result = exception ? 32'h00000000 :
            overflow ? {sign, 8'hFF, 23'd0} :
            underflow ? {sign, 31'd0} :
            {sign, final exponent, mantissa out};
endmodule
module priority encoder(
```

```
output reg [24:0] Significand,
                     output [7:0] Exponent sub
                     );
reg [4:0] shift;
always @(significand)
begin
casex (significand)
25'b1 1xxx xxxx xxxx xxxx xxxx xxxx : begin
Significand = significand;
shift = 5'd0;
end
25'b1 01xx xxxx xxxx xxxx xxxx xxxx : begin
Significand = significand << 1;
shift = 5'd1;
end
25'b1 001x xxxx xxxx xxxx xxxx xxxx : begin
Significand = significand << 2;
shift = 5'd2;
end
25'b1_0001_xxxx_xxxx_xxxx_xxxx xxxx : begin
Significand = significand << 3;
shift = 5'd3;
end
25'b1 0000 1xxx xxxx xxxx xxxx xxxx : begin
Significand = significand << 4;
shift = 5'd4;
end
```

input [24:0] significand,

input [7:0] Exponent_a,

```
25'b1 0000 01xx xxxx xxxx xxxx xxxx : begin
Significand = significand << 5;
shift = 5'd5;
end
25'b1 0000 001x xxxx xxxx xxxx xxxx : begin// 24'h020000
Significand = significand << 6;
shift = 5'd6;
end
25'b1 0000 0001 xxxx xxxx xxxx xxxx : begin//24'h010000
Significand = significand << 7;
shift = 5'd7;
end
25'b1 0000 0000 1xxx xxxx xxxx xxxx : begin// 24'h008000
Significand = significand << 8;
shift = 5'd8;
end
25'b1 0000 0000 01xx xxxx xxxx xxxx : begin// 24'h004000
Significand = significand << 9;
shift = 5'd9;
end
25'b1 0000 0000 001x xxxx xxxx xxxx : begin // 24'h002000
Significand = significand << 10;
shift = 5'd10;
end
25'b1 0000 0000 0001 xxxx xxxx xxxx : begin// 24'h001000
Significand = significand << 11;
shift = 5'd11;
end
25'b1 0000 0000 0000 1xxx xxxx xxxx : begin// 24'h000800
Significand = significand << 12;
shift = 5'd12;
```

```
end
25'b1 0000 0000 0000 01xx xxxx xxxx : begin// 24'h000400
Significand = significand << 13;
shift = 5'd13;
end
25'b1 0000 0000 0000 001x xxxx xxxx : begin// 24'h000200
Significand = significand << 14;
shift = 5'd14;
end
25'b1 0000 0000 0000 0001 xxxx xxxx :
                                                 begin
Significand = significand << 15; shift = 5'd15;
end
25'b1 0000 0000 0000 0000 1xxx xxxx : begin// 24'h000080
Significand = significand << 16;
shift = 5'd16;
end
25'b1 0000 0000 0000 0000 01xx xxxx : begin// 24'h000040
Significand = significand << 17;
shift = 5'd17;
end
25'b1 0000 0000 0000 0000 001x xxxx: begin// 24'h000020
Significand = significand << 18;
shift = 5'd18;
end
25'b1 0000 0000 0000 0000 0001 xxxx : begin// 24'h000010
Significand = significand << 19;
shift = 5'd19;
end
25'b1 0000 0000 0000 0000 0000 1xxx: begin// 24'h000008
Significand = significand << 20;
shift = 5'd20;
```

```
end
25'b1 0000 0000 0000 0000 0000 01xx: begin// 24'h000004
Significand = significand << 21;
shift = 5'd21;
end
25'b1 0000 0000 0000 0000 0000 001x: begin// 24'h000002
Significand = significand << 22;
shift = 5'd22;
end
25'b1 0000 0000 0000 0000 0000 0001 : begin// 24'h000001
Significand = significand << 23;
shift = 5'd23;
end
25'b1 0000 0000 0000 0000 0000 0000 : begin// 24'h000000
Significand = significand << 24;
shift = 5'd24;
end
default:
              begin
Significand = (\sim significand) + 1'b1;
shift = 8'd0;
end
endcase
end
assign Exponent sub = Exponent a - shift;
endmodule
module Addition Subtraction(
input [31:0] a operand,b operand,
input AddBar Sub,
output Exception,
output [31:0] result
```

```
);
wire operation sub addBar;
wire Comp enable;
wire output sign;
wire [31:0] operand a, operand b;
wire [23:0] significand a, significand b;
wire [7:0] exponent diff;
wire [23:0] significand b add sub;
wire [7:0] exponent b add sub;
wire [24:0] significand add;
wire [30:0] add sum;
wire [23:0] significand sub complement;
wire [24:0] significand sub;
wire [30:0] sub diff;
wire [24:0] subtraction diff;
wire [7:0] exponent sub;
assign {Comp enable, operand a, operand b} = (a operand [30:0] < b operand [30:0])?
{1'b1,b operand,a operand} : {1'b0,a operand,b operand};
assign exp a = operand a[30:23];
assign exp b = operand b[30:23];
assign Exception = (&operand a[30:23]) | (&operand b[30:23]);
assign output sign = AddBar Sub? Comp enable?!operand a[31]: operand a[31]:
operand a[31];
assign operation sub addBar = AddBar Sub? operand a[31] \(^\) operand b[31]:
~(operand_a[31] ^ operand_b[31]);
assign significand a = (|operand a[30:23]) ? \{1'b1,operand a[22:0]\} :
\{1'b0, operand a[22:0]\};
assign significand_b = (|operand b[30:23]) ? {1'b1,operand b[22:0]} :
{1'b0,operand b[22:0]};
assign exponent diff = operand a[30:23] - operand b[30:23];
assign significand b add sub = significand b >> exponent diff;
assign exponent b add sub = operand b[30:23] + exponent diff;
assign perform = (operand a[30:23] == exponent b add sub);
```

```
assign significand add = (perform & operation sub addBar)? (significand a +
significand b add sub): 25'd0;
assign add sum[22:0] = significand add[24]? significand add[23:1]: significand add[22:0];
assign add sum[30:23] = significand add[24]? (1'b1 + operand a[30:23]):
operand a[30:23];
assign significand sub complement = (perform & !operation sub addBar)?
\sim(significand b add sub) + 24'd1 : 24'd0;
assign significand sub = perform? (significand a + significand sub complement): 25'd0;
priority encoder pe(significand sub, operand a[30:23], subtraction diff, exponent sub);
assign sub diff[30:23] = exponent sub;
assign sub diff[22:0] = subtraction diff[22:0];
assign result = Exception ? 32'b0 : ((!operation sub addBar) ? {output sign,sub diff} :
{output_sign,add_sum});
endmodule
module fft 2pt(
input [31:0]a1, b1, a0, b0, wr, wi,
output [31:0]z1r, z1i, z0r, z0i
  );
wire [31:0]xr, xi;
wire exc1,exc2,exc3,exc4,exc5,exc6;
Addition Subtraction fa1(a0,a1,1'b0,exc1,z0r);
Addition_Subtraction fa2(b0,b1,1'b0,exc2,z0i);
Addition Subtraction fs1(a0,a1,1'b1,exc3,xr);
Addition Subtraction fs2(b0,b1,1'b1,exc4,xi);
wire [4:1]e, u, o;
wire [31:0] y [4:1];
fp multiplier m1(xr, wr, e[1], u[1], o[1], y[1]);
fp multiplier m2(xr, wi, e[2], u[2], o[2], y[2]);
fp multiplier m3(xi, wr, e[3], u[3], o[3], y[3]);
fp multiplier m4(xi, wi, e[4], u[4], o[4], y[4]);
Addition Subtraction fs3(y[1],y[4],1,exc5,z1r);
Addition Subtraction fs4(y[2],y[3],0,exc6,z1i);
endmodule
```

```
module fft 4pt(
input [31:0]pr1, pi1, pr0, pi0,pr2, pi2, pr3, pi3, wr1, wi1, wr0, wi0,
output [31:0]z1r, z1i, z0r, z0i, z2r, z2i, z3r, z3i);
wire [31:0] q0r, q0i, q1r, q1i, q2r, q2i, q3r, q3i;
fft 2pt f2 1(pr2, pi2, pr0, pi0, wr0, wi0, q2r, q2i, q0r, q0i);
fft 2pt f2 2(pr3, pi3, pr1, pi1, wr1, wi1, q3r, q3i, q1r, q1i);
fft 2pt f2 3(q1r, q1i, q0r, q0i, wr0, wi0, z0r, z0i, z1r, z1i);
fft 2pt f2 4(q3r, q3i, q2r, q2i, wr0, wi0, z2r, z2i, z3r, z3i);
endmodule
module fft 4pt tb;
reg [31:0]pr1, pi1, pr0, pi0,pr2, pi2, pr3, pi3, wr1, wi1, wr0, wi0;
wire [31:0]z1r, z1i, z0r, z0i, z2r, z2i, z3r, z3i;
fft 4pt f41(pr1, pi1, pr0, pi0, pr2, pi2, pr3, pi3, wr1, wi1, wr0, wi0, z1r, z1i, z0r, z0i, z2r, z2i,
z3r, z3i);
initial
begin
pi0 = 32'b0;
pr1 = 32'b0;
pi1 = 32'b0;
pi2 = 32'b0;
pr3 = 32'b0;
pi3 = 32'b0;
wi0 = 32'b0;
wr1 = 32'b0;
end
endmodule
module fft 2pt tb;
reg [31:0]pr1, pi1, pr0, pi0,wr0,wi0;
```

```
wire [31:0]z1r, z1i, z0r, z0i, something;
wire exc;
fft_2pt f2_tb(pr1, pi1, pr0, pi0, wr0, wi0, z1r, z1i, z0r, z0i);
Addition_Subtraction a1(pr0,pr1,1'b1,exc, something);
initial
begin
pr0 = 32'b001111111100000000000000000000000;
pi0 = 32'b0;
pr1 = 32'b00111111110000000000000000000000;
pi1 = 32'b00111111110000000000000000000000;
wr0 = 32'b001111111100000000000000000000000;
wi0 = 32'b0;
end
```

endmodule

Simulation Result:




Fig.5 Behavioral simulation

Synthesis Report:




Fig.6 Schematic

i) Area Report

Most of the area consumed is by the IO pins. The design includes 32bit complex numbers for calculation, and hence has a lot of IO requirements.




Fig.7 Area report

ii) Power Report

As the number of IO pins exceed those that are available on the FPGA Board, the power consumed might go beyond what the capabilities of the board are and might increase the temperatures well above threshold as well.




Fig.8 Power report

iii) Timing Report

Most of the Timing Details and Clock Table values are zero. The circuit is strictly combinational in nature and has no timing and delays mentioned.




Fig.9 Timing report

Conclusion:

A 4- DIF FFT was implemented using floating-point adders, subtractors and multipliers in Verilog HDL.

Reference:

Joseph, C., & Prakash, S. S. (2022, February). Design of Efficient Pruning Architecture for FFT Algorithm. In 2022 First International Conference on Electrical, Electronics, Information and Communication Technologies (ICEEICT) (pp. 1-6). IEEE.