# Faults, Testing & Test Generation

Smith Text: Chapter 14.1,14.3, 14.4


Mentor Graphics/Tessent:

"Scan and ATPG Process Guide"

"ATPG and Failure Diagnosis Tools Reference Manual"

(access via "mgcdocs")

# ASIC Design Flow



#### Importance of test (Ch. 14.1)

ASIC defect	Defective	Total PCB	Total
level	ASICs	repair cost	system
			repair cost
5%	5000	\$1 million	\$5 million
1%	1000	\$200,000	\$1 million
0.1%	100	\$20,000	\$100,000
0.01%	10	\$2,000	\$10,000


Parts shipped: 100,000 @ part cost = \$10

PCB cost: \$200, System cost: \$5,000, 100,000 systems shipped

System repair/replace cost: \$10,000


Q: What would it cost to reduce defect density from 5% to 1%?

### Top-down test design flow




#### Fault models (supported by FastScan)

- Map physical fault to a "logical" fault, i.e. faults that change the logic function of the circuit
  - Stuck-at: net effectively stuck at a logic 0/1
  - Bridging: value on one net affects another net
- "Parametric" faults alter physical properties other than logic function
  - Delay
  - Transition
  - IDDQ
  - Voltage level
  - Signal strength




#### Defects and physical faults




#### Defects translated to logical faults

(defects from previous slide)



Smith Text: Figure 14.12

#### Stuck-at faults




Fault	Test (A,B)	Y(good)	Y(faulty)	Resulting function
A/0	11	1	0	Y=0
A/1	01	0	1	Y=B
B/0	11	1	0	Y=0
B/1	10	0	1	Y=A
Y/0	11	1	0	Y=0
Y/1	01,10,00	0	1	Y=1

# Fault collapsing

- Fault A <u>equivalent</u> to fault B if every test for A is also a test for B and vice versa
  - Faults are indistinguishable
  - Group equivalent faults into a fault-equivalence class (FEC)
  - Only one fault from a FEC needs to be tested
- Fault A <u>dominates</u> fault B if any test for B also detects A, but only some of A tests detect B
  - Need only test dominated fault B/omit dominating fault A
    - Testing B guarantees A also tested

### Fault collapsing example




```
A/0 = B/0 = Y/0 (remove B/0, Y/0)
A/1 dominated by Y/1 (remove Y/1)
B/1 dominated by Y/1 (remove Y/1)
```

Collapsed fault set =  $\{A/0, A/1, B/1\}$ Min test set =  $\{11, 01, 10\}$ 

Fault	Test (A,B)	Y(good)	Y(faulty)	Collapsing
A/0	11	1	0	A/0 equiv to B/0, Y/0
A/1	01	0	1	A/1 dom by Y/1
B/0	11	1	0	B/0 equiv to A/0, Y/0
B/1	10	0	1	B/1 dom by Y/1
Y/0	11	1	0	Y/0 equiv to A/0, B/0
Y/1	01,10,00	0	1	Y/1 dom A/1, B/1

# Fault collapsing example



```
Equivalence classes:
```

```
\(\begin{aligned}
\begin{aligned}
\begin{align
```

#### Fault dominance: (remove dominating)


```
A/1 <- G/0
B2/1 <- F/0
C/1 <- H/0
D2/1 <- J/0
F/1 <- H/0
D1/1 <- H/0
H/0 <- K/0
G/1 <- Y/1
B1/1 <- G/0
B1/1 <- G/0
B1/1 <- H/0
C/1 <- H/0
K/1 <- Y/1
```

Collapsed fault set =  $\{A/1, B1/1, B2/1, C/1, D1/1, D2/1, E/1, G/1, F/1, K/1\}$ 

# Test generation: D Algorithm

- Select a fault on net N (ex. sa0)
- Produce an error at N (ex. N=1)
  - "D" denotes expected 1, actual 0 values
  - "D\*" denotes expected 0, actual 1 values
- Propagate D condition to primary output
  - Set gate inputs to propage D
- "Justify" D condition from primary inputs
  - Set gate inputs to create D condition

#### D Algorithm – tabular method



Step	Α	В	С	D	E	F	G	Н	J	K	Υ
control						D					
observe				1		D		D*			
observe				1		D		D*	0	D*	
observe				1		D	1	D*	0	D*	D*
Consistency - J				1	1	D	1	D*	0	D*	D*
Consistency - G	X	0		1	1	D	1	D*	0	D*	D*
Consistency - F	Х	0	X	1	1	D	1	D*	0	D*	D*

Test vectors:  $ABCDE = \{-0.11, 0.011\} = \{0.0011, 1.0011, 0.00111, 1.00111, 0.0111\}$ 

### Generate and verify a test set


- Collapse the fault set
  - minimize fault set required for 100% fault coverage "coverage" = (# faults detected)/(# possible faults)
- Automatic test pattern generation (ATPG)
  - apply D algorithm or other method to derive test patterns for all faults in the collapsed fault set
  - "random patterns" detect many faults
  - FastScan ATPG method:
    - apply random patterns until new pattern detects < 0.5% of undetected faults
    - apply deterministic tests to detect remaining faults
- Fault simulation
  - verify fault coverage of test patterns
  - simulate fault, apply test pattern, and observe output fault detected if output different from expected value
  - repeat for each fault & test pattern combination

#### Mentor Graphics "Tessent" FastScan

- Perform design for testability (DFT), ATPG, and fault simulation
  - FastScan: full-scan designs


Legacy: FlexTest: non-scan through full-scan designs

- Typical flow:
  - 1. Implement DFT
  - 2. Generate test patterns (ATPG)
  - 3. Verify fault coverage of patterns through fault simulation



# Invoking FastScan

Command> fastscan testckt.v -lib bicmos8hp.atpg -dofile dofile\_name




#### FastScan Flow

Setup mode

- Flatten model
- Study circuit
- Perform DRC

set system mode Good/Fault/ATPG

Save patterns & fault lists



Source: ATPG Manual

#### System mode = setup

cmd>set system mode setup

#### Add to lists:

clocks\*

primary inputs/outputs\*

scan chains

**RAMs** 

\*Normally found automatically

#### **Examples:**

add primary input /nx131 add clock X report primary inputs


#### Other system modes:

atpg - generate patterns

fault - fault simulation

*good* – fault-free simulation

#### "Legacy" FastScan/FlexTest control panel



# Testability design rule checks

When leaving setup: Check design issues that affect testability

#### **Example**: synchronous circuit DRC:

- System has a minimum number of <u>clocks</u>—optimally only one.
- Register all design inputs and account for metastability.
  - Treat metastability time as another delay in the path.
  - If the propagation delay plus the metastability time is less than the clock period, the system is synchronous.
  - If it is greater than or equal to the clock period, add an extra flip-flop to ensure the proper data enters the circuit.
- No combinational logic drives flip flop set/reset/clock inputs.
- No asynchronous signals set or reset the flip-flops.
- Buffers or other delay elements do not delay clock signals.
- Do not use logic to delay signals.
- Do not assume logic delays are longer than routing delays.


#### System mode = ATPG

Command> set system mode atpg

1. Select faults to be tested

3. Run the ATPG and fault simulation

4. Report results



2. Select auto test patterns or external test pattern file

# Select fault types/models

- set fault type Stuck (default)
  - Fault model to be used for ATPG
  - Also: Iddq, Toggle, Transition, Path\_delay, Bridge
  - Optionally specify "multiple detection" # to require multiple detections of each fault
- add faults –all
  - add faults to current fault list, discarding all patterns and setting all faults to undetected
  - options for each fault model; Ex. stuck\_at 01 (or 1 or 0)
- set fault mode uncollapsed include EQ faults
  - set fault mode collapsed (don't report EQ faults)
- load faults filename load fault list from file
- write faults filename write fault list to file
- report faults print list of modeled faults

### Select the test pattern source

- set pattern source Internal
  - Generate and use ATPG patterns
- set pattern source External filename
  - Load and use patterns from file
  - User guide defines pattern file formats
- set pattern source Random
  - Generate and use random patterns
- set pattern source Bist
  - BIST circuit generates patterns
- create patterns –auto
  - Perform ATPG to create patterns (-auto for stuck-at faults)

#### FastScan simulation modes

- <u>Good</u> verify the simulation model
  - Use ATPG algorithm to generate test patterns
  - Apply patterns and capture outputs without simulating faults
  - Produces expected output for each test pattern
- <u>Fault</u> determine fault coverage of a set of patterns
  - User provides a set of test patterns and fault list
  - Perform fault simulation using these patterns and faults to determine coverage
- ATPG -
  - Use ATPG algorithms to generate test patterns for given faults
  - Perform fault simulation using generated patterns to determine coverage of the ATPG-produced test set

### Fault Simulation (Chap. 14.4)

- Deliberately induce faults to determine what happens to circuit operation
- Access limited to primary inputs (PIs) & primary outputs (POs)
- Apply pattern to PIs at start of test cycle
- At end of test cycle, compare POs to expected values
- Fault detected if POs differ from correct values
- Fault coverage = detected faults/modeled faults

#### Fault simulation with external file selected as

"Pattern Source" (This format was discontinued\*)

// FastScan test pattern file – define primary inputs and outputs

```
PI A
PI B
PI C
PI D
PI E
POY
```

// test patterns — bits in above order

000100

Notes:

010000

1. These are "random" patterns.

011111

2. \* See next slide for correct ASCII pattern file format.

100111


100010

### Test pattern file format (ASCII)

```
SETUP =
  declare input bus "PI" = "/A", "/B", "/C", "/D" "/E";
                                                  I/O pin names
  declare output bus "PO" = "/Y";
                                             (in order of vector bits)
end;
SCAN_TEST =
       force "PI" "00010" 0;← Input vector
       measure "PO" "0" 1; ← Expected output for this pattern
       pattern = 1;
       force "PI" "01000" 0;
       measure "PO" "0" 1;
   (3 lines per pattern)
end;
```

# Example circuit

Instance/pin names appear in FastScan report



### Verilog netlist – testckt.v

// Verilog description of example circuit

```
module testckt (A, B, C, D, E, Y);
  input A;
  input B;
  input C;
  input D;
  input E;
  output Y;
  wire F, G, H, J, K;
  NAND2_B ix15 (.Y (G), .A0 (A), .A1 (B));
  NAND2_B ix16 (.Y (F), .A0 (B), .A1 (C));
  NAND2_B ix14 (.Y (H), .A0 (F), .A1 (D));
  NAND2_B ix13 (.Y (J), .A0 (D), .A1 (E));
  OR2 B
             ix12 (.Y (K), .A0 (H), .A1 (J));
  AND2_B = ix11 (.Y (Y), .A0 (G), .A1 (K));
```

endmodule

# Sample script to test my patterns

Command> fastscan testckt.v \_lib bicmos8hp.atpg \_dofile mypats.do

#### mypats.do

set system mode fault set pattern source external mypats.txt add faults –all run write fault mypats.flt–replace exit

- --do fault simulation
- --use my patterns
- --put all faults in the list
- --run the simulation
- --write results


#### FastScan fault simulation results

```
RE
         /ix14/A1
                             DS
                                  /ix16/Y
                                                    DS
                                                         /ix12/A1
                                               0
    RE
         /ix13/A0
                             DS
                                  /ix14/A1
                                                0
                                                    DS
                                                         /ix13/Y
                             DS
    DS
        /ix15/A1
                                  /Y
                                                    DS
                                                         /Y
                                                0
    DS
        /B
                             DS
                                  /ix11/Y
                                                0
                                                    DS
                                                         /ix11/Y
                             DS
                                  /B
    DS
         /D
                                                    DS
                                                0
                                                         /ix11/A0
                             DS
                                  /ix14/A0
    DS
         /D
                                                0
                                                    DS
                                                         /ix15/Y
                             DS
                                  /ix16/Y
    DS
         /ix11/A1
                                                    DS
                                                0
                                                         /ix11/A1
                             DS
                                  /ix16/A1
    DS
        /ix12/Y
                                                    DS
                                                         /ix12/Y
                             DS
                                  /C
    DS
        /ix12/A1
                                                    UO
                                                         /ix16/A1
                             DS
                                  /ix16/A0
    DS
        /ix13/Y
                                                    UO
                                                         /C
                             DS
                                  /ix12/A0
    DS
        /ix13/A1
0
                                                    UO
                                                         /ix16/A0
                             DS
                                  /ix14/Y
        /E
    DS
                                                    UC
                                                         /ix11/A0
                             DS
                                  /ix15/A0
    DS
         /ix13/A0
                                                    UC
                                                         /ix15/Y
                             DS
                                  /A
    DS
        /ix12/A0
                                                    UC
                                                         /ix15/A0
                             DS
                                  /ix13/A1
    DS
        /ix14/Y
                                                    UC
                                                         /A
                             DS
                                  /E
    DS
         /ix14/A0
                                                    UC
                                                         /ix15/A1
```

Test coverage = 38 detected/48 faults = 79%

DS – fault detected in simulation UO – unobserved fault UT – untestable fault RE – redundant fault UC – uncontrolled fault

#### Design individual tests for UC/UO faults



Step	Α	В	С	D	E	F	G	Н	J	K	Υ
control			D*								
observe		1	D*			D					
observe				1		D		D*			
observe								D*	0	D*	
observe							1			D*	D*
Consistency - J				1	1				0		
Consistency - G	0	X					1				
Final values	0	1	D*	1	1	D	1	D*	0	D*	D*

Test vector: ABCDE = {01011} - Raised fault coverage to 80%

# Sample script using ATPG

**Command>** fastscan testckt.v —lib bicmos8hp.atpg —dofile atpg.do

#### atpg.do

set system mode atpg set fault type stuck add faults –all set pattern source internal create patterns –auto run write fault atpg.flt -replace save patterns atpg.pat –replace report faults > atpg.faults report statistics > atpg.stats exit

- --ATPG to produce patterns
- --test stuck-at faults
- --add all s-a faults to the list
- -- fault sim with atpg patterns
- --create the patterns
- --run fault simulation
- --write fault list
- --save the patterns
- --report detected faults
- -- fault coverage statistics

# ATPG statistics (stuck-at faults)

Fault Classes	#faults (total)
FU (full)	48
DS (det_simulation) RE (redundant)	46 (95.83%) 2 ( 4.17%)
Coverage	
test_coverage fault_coverage atpg_effectiveness	100.00% 95.83% 100.00%
#test_patterns #simulated_patterns	8 64

#### **Generated 8 test patterns**

ы	"01100"	PO	"1"
PΙ	"01011"	РО	"0"
PΙ	"00001"	РО	"1"
PΙ	"00111"	РО	"0"
PΙ	"00010"	РО	"1"
PΙ	"01111"	РО	"1"
PΙ	"11110"	РО	"0"
PΙ	"10100"	РО	"1"

Red: the only one of my "random" patterns used.

#### **Tessent Documentation**

• Open the Tessent InfoHub:

mgcdocs \$TESSENT\_DOCS

- Click "Tessent" in left pane
- Under "ATPG and Tessent TestKompress"
  - "Scan and ATPG Process Guide"
    - describes basic test procedures and terminology
  - "ATPG and Failure Diagnosis Tools Reference Manual"
    - lists all commands that can be used in FastScan and related tools
  - "Tessent DFTAdvisor Reference Manual"
    - is the reference that we will use for DFT activities