

1) Write a VHDL program to implement JK Flip Flop.

Title :- Implementing JK Flip Flop using VHDL.

Truth Table

Preset	Clear	CLK	J	K	a	a(not)
x	1	x	x	x	0	1
1	x	x	x	x	1	0
0	0	↑	1	0	1	0
0	0	↑	0	1	0	1
0	0	↑	1	1	1*	0
0	0	↑	0	0	1~	0

VHDL Programming

```
library IEEE;
```

```
use IEEE.STD-LOGIC-1164.all;
```

```
use IEEE.STD-LOGIC-ARITH.all;
```

```
use IEEE.STD-LOGIC-UNSIGNED.all;
```

```
entity JK_FF is
```

```
  port (J, K, CLOCK: in std_logic);
```

```
        (Q, QB: out std_logic);
```

```
end JK_FF;
```

```
Architecture bhw of JK_FF is
```

```
begin
```

```
  process(CLOCK)
```

```
    variable TMP: std_logic;
```

Teacher's Signature _____

begin

if (CLOCK = '1' and CLOCK' EVENT) then

if (J = '0' and K = '0') then

$\bar{T}MP := \bar{T}MP;$

elsif (J = '1' and K = '1') then

$\bar{T}MP := \text{not } \bar{T}MP;$

elsif (J = '0' and K = '1') then

$\bar{T}MP := \text{not } \bar{T}MP;$

else

$\bar{T}MP := '0';$

else

$\bar{T}MP := '1';$

end if;

end if;

$Q \leq \bar{T}MP;$

$Q \leq \text{not } \bar{T}MP;$

end PROCESS;

end bhv;

2) Write a VHDL program to implement T Flip-flop.

Title: Implementing T-Flip-flop using VHDL.

Truth Table

<u>Q</u>	<u>T</u>	<u>Q(T+1)</u>
0	0	0
0	1	1
1	0	1
1	1	0

VHDL Programming

```
library IEEE;
```

```
use IEEE.STD_LOGIC-1164.ALL;
```

```
entity T_FF is
```

```
port (T: in std_logic;
```

```
      Clock: in std_logic;
```

```
      Q: out std_logic);
```

```
end T_FF;
```

```
architecture bhv of T_FF is
```

```
    signal tmp: std_logic;
```

```
begin
```

```
    process (Clock)
```

```
    begin
```

```
        if Clock 'event and Clock = '1' then
```

if $T = '0'$ then

tmp \leftarrow tmp;

elsif $T = '1'$, then

tmp \leftarrow not (tmp);

end if;

end if;

end process;

Q \leftarrow tmp;

end bhv;

