```
// Title
            : Basic ALU
// Description : Performs ADD, SUB, AND, OR, AND NOT
module ALU (
   input [2:0] OP,
                       // Operation selector
   output reg [7:0] RESULT, // Result
   output reg ZERO,
                       // Zero flag
   );
   parameter ADD = 3'b000;
   parameter SUB = 3'b001;
   parameter AND_OP = 3'b010;
   parameter OR_OP = 3'b011;
   parameter ANDNOT = 3'b100;
   reg [8:0] temp; // for carry
   always @(*) begin
      case (OP)
          ADD: begin
             temp = A + B;
             RESULT = temp[7:0];
             CARRY = temp[8];
          end
          SUB: begin
             temp = A - B;
             RESULT = temp[7:0];
             CARRY = temp[8];
          end
          AND_OP: begin
             RESULT = A \& B;
             CARRY = 0;
          end
          OR_OP: begin
             RESULT = A | B;
             CARRY = 0;
          end
```

```
ANDNOT: begin

RESULT = A & (~B);

CARRY = 0;

end

default: begin

RESULT = 8'b00000000;

CARRY = 0;

end

endcase

ZERO = (RESULT == 8'b00000000);

NEGATIVE = RESULT[7];

end

endmodule
```

```
//-----
// Testbench for ALU
module tb_ALU;
   reg [7:0] A, B;
   reg [2:0] OP;
   wire [7:0] RESULT;
   wire ZERO, CARRY, NEGATIVE;
   // Instantiate ALU
   ALU uut (
       .A(A), .B(B), .OP(OP),
       .RESULT(RESULT), .ZERO(ZERO), .CARRY(CARRY), .NEGA
TIVE(NEGATIVE)
   );
   initial begin
$display("----
        ----");
       $display("TIME | A | B | OP | RESULT | ZERO
| CARRY | NEGATIVE ");
$display("----
       ----"):
       $monitor("%4t | %b | %b | %b | %b | %b
               $time, A, B, OP, RESULT, ZERO, CARRY,
NEGATIVE);
       // Test 1: ADD
       A = 8'b00001100; B = 8'b00000011; OP = 3'b000;
       A = 8'b00001100; B = 8'b00000010; OP = 3'b001;
#10;
       // Test 3: AND
       A = 8'b1010101010; B = 8'b11001100; OP = 3'b010;
      A = 8'b1010101010; B = 8'b010101011; OP = 3'b011;
#10;
       // Test 5: AND NOT
       A = 8'b11110000; B = 8'b00001111; OP = 3'b100;
```

```
#10;
    // Test 6: ZERO FLAG
    A = 8'b000000000; B = 8'b000000000; OP = 3'b010;
#10;

$finish;
end
endmodule
```

Operation	A	В	Result	Explanation
ADD	12	3	15	Simple additio
SUB	12	2	10	Subtraction
AND	10101010	11001100	10001000	Bitwise AND
OR	10101010	01010101	11111111	Bitwise OR
AND NOT	11110000	00001111	11110000	A AND (NOT B)
ZERO	00000000	00000000	00000000	Result = 0, ZER

## Verilog

```
// Title
         : Basic ALU
// Description : Performs ADD, SUB, AND, OR, AND NOT
module ALU (
   // Operand B
// Operation selector
   input [7:0] B,
   input [2:0] OP,
   output reg [7:0] RESULT, // Output result
   output reg ZERO, // Zero flag
output reg CARRY, // Carry flag
output reg NEGATIVE // Negative flag
                          // Zero flag
   output reg ZERO,
);
   // Operation codes
   parameter ADD = 3'b000;
   parameter SUB = 3'b001;
   parameter AND_OP = 3'b010;
   parameter OR_OP = 3'b011;
   parameter ANDNOT = 3'b100;
   reg [8:0] temp; // extra bit for carry
   always @(*) begin
       case (OP)
          ADD: begin
              temp = A + B;
              RESULT = temp[7:0];
              CARRY = temp[8];
          end
          SUB: begin
              temp = A - B;
              RESULT = temp[7:0];
              CARRY = temp[8];
          end
          AND_OP: begin
              RESULT = A \& B;
              CARRY = 0;
          end
          OR_OP: begin
              RESULT = A | B;
              CARRY = 0;
          end
```

```
// Testbench for Basic ALU
//----
module tb_ALU;
   reg [7:0] A, B;
   reg [2:0] OP;
   wire [7:0] RESULT;
   wire ZERO, CARRY, NEGATIVE;
   // Instantiate the ALU
   ALU uut (
       .A(A), .B(B), .OP(OP),
       .RESULT(RESULT), .ZERO(ZERO),
       .CARRY(CARRY), .NEGATIVE(NEGATIVE)
   );
   initial begin
$display("----
       $display("TIME | A | B | OP | RESULT |
ZERO | CARRY | NEGATIVE");
$display("----
       $monitor("%4t | %b | %b | %b | %b | %b
              $time, A, B, OP, RESULT, ZERO, CARRY,
NEGATIVE);
       // Test 1: ADD
       A = 8'b00001100; B = 8'b00000011; OP = 3'b000;
      A = 8'b00001100; B = 8'b00000010; OP = 3'b001;
#10;
       // Test 3: AND
       A = 8'b1010101010; B = 8'b11001100; OP = 3'b010;
      A = 8'b1010101010; B = 8'b010101011; OP = 3'b011;
#10:
       // Test 5: AND NOT
       A = 8'b11110000; B = 8'b00001111; OP = 3'b100;
      A = 8'b000000000; B = 8'b000000000; OP = 3'b010;
#10;
       $finish;
   end
endmodule
```

Verilog

Operation	OP Code	Result	Explanation
ADD	000	00001111	12 + 3 = 15
SUB	001	00001010	12 - 2 = 10
AND	010	10001000	Bitwise AND
OR	011	11111111	Bitwise OR
AND NOT	100	11110000	A AND (NOT B)
ZERO	-	00000000	Both inputs 0 → ZERO = 1