



EDUCATION

B. Tech CSE | CGPA 9.94

Indian Institute of Technology Madras

HSC Class 12th | 98.17%

Pace Junior Science College

ICSE Class 10th | 98.80%

Lilavatibai Podar High School

EXPERIENCE

Software Internship at Optiver Amsterdam

May'24 - Jul'24

Iul '21 - Present

Apr '20 - Apr '21

🗎 Apr '18 - Apr '19

Chennai, TN

Mumbai, MH

Mumbai, MH

- Worked in the Quant Research & Data Team of Optiver Delta1
- Added functionality to create TCP/IP filters from session configuration files for the Network Parser and optimised them for perfor-
- Added functionality to convert timestamps across timezones, accounting for Daylight Saving Time changes
- Analysed SQL queries and designed a new OneTick database with Schema to replace a saturated PostGres time series database.

Team Avishkar Hyperloop, CFI

Oct '22 - Present

- Part of Embedded Software Team of the Main Control Unit and Navigation Unit of our Hyperloop Pod.
- Used RTOS, threading and communication protocols like MQTT, CAN, etc. to collect and store data from over 20 sensors at low latency, handling errors appropriately.
- Participated in the prestigious European Hyperloop Week Scotland 2023, among over 25 teams globally to represent the country.

Undergraduate Research - WiFi Sensing for IoT

Ian'24 - May'24

- Created an end-to-end IoT pipeline for Human Activity Recognition using WiFi CSI (Channel State Information) Sensing
- Analysed the effect of compression on CSI data and its tradeoffs on the Network Bandwidth, Energy Consumption & Sensing Accuracy.
- Submitted part of the work in AIoT workshop organised in Greece.

Undergraduate Research - Custom Protocol Headers with P4 for Network Application Support Ongoing

- Ideation of a custom protocol header to improve network telemetry or security using P4 switch data plane programming language.
- Implementation with be done on Intel Tofino switches

Tutor & Contributor, NPTEL

March '23 - Present

- Created YouTube tutorials for previous years' GATE CS questions
- These tutorials aim to support applicants who may have limited access to resources

SOFTWARE SKILLS

- Languages: C++, C, HDL (Verilog), OCaml, Python, Java, Prolog, SQL, x86, MIPS and 8085 ASM, HTML & CSS, R
- Tools: TI CCS, Git, LATEX, AutoCAD, GDB
- Libraries: TI RTOS, NumPy, PyLops, Matplotlib

EXTRACURRICULAR ACTIVITIES

- Sports: Awarded 13 medals in various Track & Field events and Best Athlete U14 in High School, Taekwondo Red Dan II Belt, NSO Ath-
- Mentored freshmen, personally and academically, under Saathi, IIT Madras

SCHOLASTIC ACHIEVEMENTS

- Awarded Sri V Ramachandran Prize for Highest CGPA in Semesters 3 & 4 of B.Tech and Dual Degree in Computer Science
- Secured AIR 5 in JEE Mains out of 1 million students
- Secured AIR 161 in JEE Advanced
- Secured AIR 10 in Indian Statistical Institute Exam
- Secured AIR 21 in INChO and attended Orientation Camp for International Chemistry Olympiad
- Awarded KVPY Fellowship '21 with AIR 338
- Winner of Mimamsa '22 at IISER Pune $\mid 4^{th}$ place in Chemenigma '22 at IISC Bangalore | Won Silver Medal in Homi Bhabha Science Competition (conducted in Maharashtra)

PROJECTS

Java Compiler Design 🖸

Iava, C

CS3300 Course Project - Prof. Krishna Nandivada

🛗 Jan-May '23

Implemented a fully functional compiler for a subset of Java with Lexical Analyser, Parsing, Type Checking, IR Generation, Register Allocation, Stack Handling, and MIPS code generation

MMU with LRU replacement 🗹

CS3500 Course Project - Prof. Prashant LA

聞 Jan-May '23

• Implemented a Memory Management Unit with LRU Page replacement Policy

☑ Multi-Level Feedback Queue Scheduler

CS3500 Course Project - Prof. Prashant LA

🛗 Jan-May '23

 Implemented a Multi-Level Feedback Queue Scheduler for processes CPU Design □□

CS2610 Course Project - Prof. C. Chandra Sekhar CS2310 Course Project - Prof. Ayon Chakraborty

I Jan-May '23 Iul-Nov '22

Implemented a CPU with Register file and ALU with instructions to perform Arithmetic and Logical operations on both 8-bit integers

- and 12-bit floating-point numbers
- Built a combinational 8-bit CPU from gate level

Closeness Centrality Algorithm [2]

C++

Project under Prof. Manikandan Narayanan

May-Jun '23

- Implemented the CENDY algorithm based on this paper □
- This on-line algorithm updates Average Path Length and Closeness Centrality of all nodes in a Dynamic Graph

COURSES & LABS

- Basic Electrical Engg
- Computer Systems Design
- Programming and Data Structures
- Computer Organisation and Architecture
- Design & Analysis of Algorithms
- Theory of Computation
- Probabilistic, Smoothed Analysis of Algorithms (PG)
- · Object Oriented Programming
- · Discrete Maths

- Basic Graph Theory
- Probability, Statistics & Stochastic Processes
- Series and Matrices
- Multivariable Calculus
- Ordinary Differential Equations (PG)
- Principles of Economics
- Intro to Game Theory
- Compiler Design *
- Operating System *

Ongoing