

Setup

Software	Purpose
Cygwin (3.5.4)	For Unix-like Environment
SDCC (4.4.0)	compiler suite that targets the Intel MCS51 based microprocessors
Notepad++ (8.7.1)	Write and edit .c files
EdSim51DI (2.1.36)	Simulator for 8051

Table 1: Setup describing Software with respective version and purpose.

Creating and Compiling Makefile

Using same Makefile from CP3 with modifying filenames as “testpreempt” to “test3threads” so that it can be compatible with CP4. Running the following commands in Cygwin (3.5.4)

```
$ make clean
$ make
```

as shown in Fig. 1. *make clean* will clear the files generated from previous execution (if any) and then *make* command will create new require file as per the code written in .c files. Table 2 shows the result of respective make command. Note, screenshots (Fig. 1 and Table 2) below are for test3threads using Approach 2 (discussed onward).

```

/cygdrive/d/PhD/NTHU/OS/2024/Project/cp4/test_1
Snehit@LAPTOP-V8N83JAP ~
$ cd "D:\PhD\NTHU\OS\2024\Project\cp4\test_1"

Snehit@LAPTOP-V8N83JAP /cygdrive/d/PhD/NTHU/OS/2024/Project/cp4/test_1
$ make clean
rm *.hex *.ihx *.lnk *.lst *.map *.mem *.rel *.rst *.sym *.asm *.lk
rm: cannot remove '*.ihx': No such file or directory
rm: cannot remove '*.lnk': No such file or directory
make: *** [Makefile:25: clean] Error 1

Snehit@LAPTOP-V8N83JAP /cygdrive/d/PhD/NTHU/OS/2024/Project/cp4/test_1
$ make
sdcc -c test3threads.c
sdcc -c preemptive.c
sdcc -o test3threads.hex test3threads.rel preemptive.rel

Snehit@LAPTOP-V8N83JAP /cygdrive/d/PhD/NTHU/OS/2024/Project/cp4/test_1
$

```

Fig. 1: Screenshot of Cygwin after running *make clean* and *make* command.

After \$ make clean	After \$ make

Table 2: results of Makefile compilation

Fairness:

For checkpoint 4 there are two producers, Producer1 is for producing characters “A” – “Z” and repeating the same and Producer2 producing characters “0” – “9” also repeating. Trying different orders of spawning threads with keeping the remaining part of code same as of checkpoint 3.

Spawning order 1:

Using the order of spawning as Producer1 and then Producer2, as shown in Fig.2 the output of which can be observed in the Fig. 3. Here the output as from the UART shows execution of only Producer1. Also, the variable sharedBuffer at memory location 0x2C to 0x2E shows the next characters to be transferred are 4AH, 4BH, 4CH (i.e. “J”, “K”, “L”).

Memory location 0x26 used in Producer2 with variable name currentDig is used to count the digits from “0” to “9”, is at value 30H (i.e. “0”) which means Producer2 is initiated but this character never got transferred to SBUF to display at UART. And hence never updated later to new values.

```
void main(void)
{
    critical{
        sharedBuffer[0] = sharedBuffer[1] = sharedBuffer[2] = '\0';
        head = 0;
        tail = 0;
        SemaphoreCreate(mutex, 1);
        SemaphoreCreate(full, 0);
        SemaphoreCreate(empty, BUFFER_SIZE);
    }

    ThreadCreate(Producer1);
    ThreadCreate(Producer2);
    Consumer();
}
```

Fig 2: Screenshot of main Order of spawning Producer1 then Producer2




Fig 4: EdSim51 showing result for Order of spawning Producer1 then Producer2

Spawning order 2:

Using the order of spawning as Producer2 and then Producer1, as shown in Fig.4 the output of which can be observed in the Fig. 5. Here the output as from the UART shows execution of only Producer2. Also, the variable sharedBuffer at memory location 0x2C to 0x2E shows the next characters to be transferred are 32H, 33H, 34H (i.e. “2”, “3”, “4”).

The memory location 0x2F used in producer1 with variable name currentChar is used to update the character from “A” to “Z”, is at value 41H (i.e. “A”) which means Producer1 is initiated but this character never got transferred to SBUF to display at UART. And hence never updated later to new values.

```
void main(void)
{
    critical{
        sharedBuffer[0] = sharedBuffer[1] = sharedBuffer[2] = '\0';
        head = 0;
        tail = 0;
        SemaphoreCreate(mutex, 1);
        SemaphoreCreate(full, 0);
        SemaphoreCreate(empty, BUFFER_SIZE);
    }

    ThreadCreate(Producer2);
    ThreadCreate(Producer1);
    Consumer();
}
```

Fig 4: Screenshot of main Order of spawning Producer2 then Producer1

The screenshot shows the EdSim51 environment with the following details:

- System Clock (MHz):** 11.0592
- SBUS:** W/O 0x31, TXD 1, RXD 1, SCON 0x50, TCON 0xD0, TMOD 0x20, TH0 0x40, TL0 0x15, TH1 0xFA, TL1 0xFB, pins bits 0xFF, 0xFF, 0xFF, 0xFF.
- PC:** 8051
- PSW:** 0001
- Memory Window:** Shows data memory from 0x00 to 0x7F. Address 0x32 contains 32, 0x33 contains 33, and 0x34 contains 41.
- UART Window:** Shows the output sequence: 012345678901.

Fig 6: EdSim51 showing result for Order of spawning Producer2 then Producer1

Approach 1: Using ThreadYield()

The method of ThreadYield which has been done in Checkpoint 1 is tried for two producers to be used for one consumer to yield alternatively, the output of which is shown in Fig. 7. UART displays the characters containing alphabets and digits alternatively i.e. "A0B1C2D3" where alphabets are from Producer1, and digits are from Producer2.

Observe variable sharedBuffer at memory location 0x2C to 0x2E which has the value 44H, 33H, 32H (i.e. "D", "3", "2") this are the values used to transfer to SBUF which are displayed at UART. See the value at 0x2F i.e. 45H (i.e. "E") which indicates new character going to be transferred to sharedBuffer which belongs to Producer1. Similarly, at 0x26 i.e. 34H (i.e. "4") which is the new digit used to update sharedBuffer.

Overall, this does shows both producers are spawned alternatively, where it updates one location sharedBuffer from one producer and jumps to other producer to update other location of sharedBuffer and the cycle repeats in alternate fashion. But the ISR is unused in this approach.

The screenshot displays the EdSim51 software interface for an 8051 microcontroller simulation. The top panel shows the system clock at 11.0592 MHz and the update frequency at 100. The SBUF register is highlighted with a red box, showing the value 0x33. The sharedBuffer memory locations 0x2C, 0x2D, 0x2E, and 0x2F are highlighted with a red box, showing the values 44, 33, 32, and 45 respectively. The UART output window at the bottom right shows the sequence 'A0B1C2D3' with a red box around it. The instruction list on the right shows the execution of MOV, INC, CJNE, MOV, SJMP, and ORL instructions.

Address	Instruction
00A8	MOV C, 01H
00AA	MOV 0AFH, C
00AC	INC 28H
00AE	MOV A, #39H
00B0	CJNE A, 26H, 04H
00B3	MOV R6, #30H
00B5	SJMP 08H
00B7	MOV R5, 26H
00B9	INC R5
00BA	MOV A, R5
00BB	MOV R6, A
00BC	RLC A
00BD	SUBB A, 0E0H
00BF	MOV 26H, R6
00C1	LCALL 0214H
00C4	SJMP 0AAH
00C6	ORL 89H, #20H
00C9	MOV 8DH, #0FAH
00CC	MOV 98H, #50H
00CF	SETB 8EH
00D1	MOV A, 28H

Fig 7: EdSim51 showing result for spawning using Threadyield().

Approach 2: Using ISR (myTimer0Handler) with necessary modification

Since myTimer0Handler i.e. ISR is used to handle Threadyield (reference from Checkpoint 2) but is unable to cope up with two producers. Here some modifications have been made so that it can handle the spawning of two producers alternately. Figure 8 shows the section of myTimer0Handler where modifications added to handle switching between Producers and Consumer.

```
do
{
    if (currentThread==0) {
        if (producer==1) {
            currentThread = 1;    // Spawn Producer 1
        }
        else if (producer==2){
            currentThread = 2;    // Spawn Producer 2
        }
    }
    else {
        currentThread = 0;    // Spawn Consumer
        if (producer==1) {
            producer = 2;    // Switch Producer 2 in next execution
        }
        else if (producer==2){
            producer = 1;    // Switch Producer 1 in next execution
        }
    }
}
```

Fig 8: section of myTimer0Handler indicating modified part

Variable name “producer” is used to indicate which producer is been triggered to spawned, and Thread is triggered accordingly. In sequence one producer spawned by ISR then consumer is operated to display at UART after which another producer and again the consumer. Here we need to keep the track producer which was used before in order to switch to other producer to keep the alternative order. For which variable “producer” is switched between “1” and “2” indicating the Producer1 and Producer2 respectively. When consumer is writing the character to UART, the variable “producer” is switched to other (i.e. “2” if previously “1” and vice versa). This make sure each producer is spawned in next execution.

Here one producer is taking all the sharedBuffer space (i.e. 3) till consumer used it display at UART later all of sharedBuffer space is updated by other producer. Which means the display of character is 3 characters from one producer and then switched to 3 characters from other producer and repeats in alternate fashion. Fig. 9 shows the results of this approach during Producer1 in run and Fig. 10 shows the same but during Producer2 in run.

Figure 11 shows the sequence of consumer in running to transfer characters from sharedBuffer (0x2C to 0x2E) to SBUF and to UART with corresponding changes in semaphore at memory locations 0x27, 0x28 and 0x29 (highlighted in green) indicating mutex, full and empty respectively.

System Clock (MHz) 11.0592 1000 Update Freq.

SBUF

R/O W/O TH0 TL0 R7 0x00 B 0x00
0x00 0x35 0x73 0x0C R6 0x4A ACC 0x00
RXD TXD R5 0x4A PSW 0x08
1 1 TMOD 0x20 R4 0x07 IP 0x00
SCON 0x50 TCON 0xD0 R3 0x00 IE 0x82
pins bits TH1 TL1 R2 0x00 PCON 0x00
0xDF 0xFF P3 0xFA 0xFC R1 0x01 DPH 0x00
0xFF 0xFF P2 PC 8051 R0 0x2E DPL 0x00
0xFF 0xFF P1 PSW 0 0 0 0 1 0 0 0
0xFF 0xFF P0

Data Memory

addr	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00	30	31	00	00	07	03	00	00	2E	01	00	00	07	4A	4A	00
10	32	30	00	00	07	37	36	00	00	32	00	00	07	39	00	00
20	3F	00	00	00	00	01	36	01	03	00	00	00	47	48	49	4A
30	46	56	66	06	01	02	07	00	00	02	00	00	00	00	00	00
40	D3	00	00	00	02	00	80	00	00	00	00	00	00	00	00	00
50	17	00	00	00	00	08	00	00	00	00	00	00	00	00	00	00
60	72	00	00	00	00	10	00	00	00	00	00	00	00	00	00	00
70	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

Copyright ©2005-2024 James Rogers Remove All Breakpoints

AND Gate Disabled Key Bounce Disabled

U No Parity 8-bit UART @ 4800 Baud

Rx ABC012DEF345 Rx Res

Fig 9: EdSim51 showing result for spawning using ISR, during Producer1 in run.

System Clock (MHz) 11.0592 1000 Update Freq.

SBUF

R/O W/O TH0 TL0 R7 0x00 B 0x00
0x00 0x49 0xA1 0x13 R6 0x39 ACC 0x00
RXD TXD R5 0x39 PSW 0x10
1 1 TMOD 0x20 R4 0x07 IP 0x00
SCON 0x50 TCON 0xD0 R3 0x00 IE 0x82
pins bits TH1 TL1 R2 0x00 PCON 0x00
0xFF 0xFF P3 0xFA 0xFD R1 0x30 DPH 0x00
0xFF 0xFF P2 PC 8051 R0 0x2E DPL 0x00
0xFF 0xFF P1 PSW 0 0 0 0 1 0 0 0
0xFF 0xFF P0

Data Memory

addr	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00	30	32	00	00	07	03	00	00	31	30	00	00	07	4B	4A	00
10	2E	30	00	00	07	39	39	00	00	32	00	00	07	39	00	00
20	3F	00	00	00	00	02	39	01	03	00	00	00	36	37	38	4A
30	46	56	66	06	02	02	07	00	00	02	00	00	00	00	00	00
40	D1	00	00	00	02	00	80	00	00	00	00	00	00	00	00	00
50	19	00	00	00	00	08	00	00	00	00	00	00	00	00	00	00
60	72	00	00	00	00	10	00	00	00	00	00	00	00	00	00	00
70	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

Copyright ©2005-2024 James Rogers Remove All Breakpoints

AND Gate Disabled Key Bounce Disabled

U No Parity 8-bit UART @ 4800 Baud

Rx ABC012DEF345GHI Rx Res

Fig 10: EdSim51 showing result for spawning using ISR, during Producer2 in run.

