

Setup

Software	Purpose
Cygwin (3.5.4)	For Unix-like Environment
SDCC (4.4.0)	compiler suite that targets the Intel MCS51 based microprocessors
Notepad++ (8.7.1)	Write and edit .c files
EdSim51DI (2.1.36)	Simulator for 8051

Table 1: Setup describing Software with respective version and purpose.

Creating and Compiling Makefile

Using Makefile from CP1 with some modifications. By replacing names testcoop and cooperative with testpreempt and preemptive respectively in Makefile it became compatible for CP2. Running the following commands in Cygwin (3.5.4)

```
$ make clean
```

```
$ make
```

as shown in Fig. 1. *make clean* will clear the files generated from previous execution (if any) and then *make* command will create new require file as per the code written in .c files. Table 2 shows the result of respective make command.

```

/cygdrive/d/PhD/NTHU/OS/2024/Project/cp2/test_1
Snehit@LAPTOP-V8N83JAP ~
$ cd "D:\PhD\NTHU\OS\2024\Project\cp2\test_1"

Snehit@LAPTOP-V8N83JAP /cygdrive/d/PhD/NTHU/OS/2024/Project/cp2/test_1
$ make clean
rm *.hex *.ihx *.lnk *.lst *.map *.mem *.rel *.rst *.sym *.asm *.lk
rm: cannot remove '*.ihx': No such file or directory
rm: cannot remove '*.lnk': No such file or directory
make: *** [Makefile:25: clean] Error 1


Snehit@LAPTOP-V8N83JAP /cygdrive/d/PhD/NTHU/OS/2024/Project/cp2/test_1
$ make
sdcc -c testpreempt.c
sdcc -c preemptive.c
sdcc -o testpreempt.hex testpreempt.rel preemptive.rel

Snehit@LAPTOP-V8N83JAP /cygdrive/d/PhD/NTHU/OS/2024/Project/cp2/test_1
$

```

Fig. 1: Screenshot of Cygwin after running *make clean* and *make* command.

After \$ make clean



After \$ make




Table 2: results of Makefile compilation

ThreadCreate calls

There are two thread create calls one for main and another for Producer.

	Value	Global	Global Define
287			
288			
289	C: 00000014	_Producer	testpreempt
290	C: 00000041	_Consumer	testpreempt
291	C: 00000066	_main	testpreempt
292	C: 0000007D	__sdcc_gsinit_startup	testpreempt
293	C: 00000081	__mcs51_genRAMCLEAR	testpreempt
294	C: 00000082	__mcs51_genXINIT	testpreempt
295	C: 00000083	__mcs51_genXRAMCLEAR	testpreempt
296	C: 00000084	_timer0_ISR	testpreempt
297	C: 00000088	_Bootstrap	preemptive
298	C: 000000AE	_ThreadCreate	preemptive
299	C: 00000146	_ThreadYield	preemptive
300	C: 000001A9	_ThreadExit	preemptive
301	C: 0000020C	_myTimer0Handler	preemptive

Fig 2: Address of respective functions in preemptive and testpreempt for reference.

1. ThreadCreate(main)

ThreadCreate for main from preemptive is called in during startup using Bootstrap as is shown in code snippet in Fig. 3.

```
preemptive.c x testpreempt.c x Makefile x preemptive.c x preemptive.h x
45 void Bootstrap(void)
46 {
47     TMOD = 0;    // timer 0 mode 0
48     IE = 0x82;   // enable timer 0 interrupt; keep consumer polling
49     // EA - ET2 ES ET1 EX1 ET0 EX0
50     TR0 = 1;     // set bit TR0 to start running timer 0
51
52
53     threadMask = 0x00;    // initialise threadMask with 0
54     //savedSP[0] = SP;    // Initialize stack pointer for main
55     currentThread = ThreadCreate(main); // Create main as a thread
56     RESTORESTATE;        // Restore its state to start running main
57
58 }
```

Fig 3: ThreadCreate(main) in Bootstrap

```
empt.c x preemptive.rst x testpreempt.rst x testpreempt.map x
000090 75 36 00 [24] 331 mov _threadMask,#0x00
           [24] 332 ; preemptive.c:55: currentThread = ThreadCreate(main);
000093 90 00 66 [24] 333 mov dptr,# main
000096 12 00 AE [24] 334 lcall ThreadCreate
           [24] 335 mov currentThread,d1
```

Fig. 4: ThreadCreate(main) call indicating at address 0096H.




Fig. 5: Screenshot EdSim51 BreakPoint at 0096H

As can be seen from Fig. 4 ThreadCreate(main) is called at address 0096H, hence BreakPoint on 0096H in EdSim51 is added which perform “LCALL 00AEH” refer Figure 5.

DPTR (i.e. DPH and DPL) is loaded with 0066H which is address of main in testpreempt (refer Figure 2) and SP is at 07H which is default value at SP depicting nothing is loaded into SP yet.

2. ThreadCreate(Producer)

ThreadCreate for Producer is called in main of testpreempt (refer Fig. 6), where Producer maps to 0014H (refer Figure 2) and ThreadCreate call for Producer is at 0077H can be observed in Fig. 7.




Fig 6: ThreadCreate(main) in Bootstrap

```

eempt.c x preemptive.rst x testpreempt.rst x testpreempt.map x
000072 92 AF [24] 432 mov ea,c
                                433 ; testpreempt.c:55: ThreadCreate(Producer);
000074 90 00 14 [24] 434 mov dptr,#_Producer
000077 12 00 AE [24] 435 lcall _ThreadCreate
                                436 ; testpreempt.c:57: Consumer();

```

Fig. 7: ThreadCreate(Producer) call indicating at address 0077H.




Fig. 8: Screenshot EdSim51 BreakPoint at 0077H

DPTR (i.e. DPH and DPL) having 0014H which is Producer's address (refer Figure 2), and SP is at 3FH (refer Fig. 8). On the BreakPoint at 0077H it's going to call for 00AEH which is address of ThreadCreate (refer Figure 2).

Producer in Run

In Producer, variable "currentChar" is used to loop through the character "A" to "Z" and repeat the cycle again and it's going to be assigned to variable "sharedBuffer" to later which will be then transferred to SBUF in EdSim51 (refer Fig. 10 for code snippet). Variable "bufferFull" is a common variable for Producer and consumer to update, during producer is running if sharedBuffer contains new character "bufferFull" is triggered to 1 and when it comes to consumer once character transferred SBUF "bufferFull" is set to 0. During preemption, "bufferFull" and "sharedBuffer" is wrapped in __critical{ }, since those are the common variable used by producer and consumer.

```

ive.h × preemptive.c × testpreempt.c × preemptive.rst × testpreempt.rst × testp
__data __at (0x3D) char bufferFull;           // buffer status (0: empty, 1: full)
__data __at (0x3E) char sharedBuffer;         // Shared buffer
__data __at (0x3F) char currentChar;          // current character: A - Z

```

Fig. 9: Screenshot testpreempt.c indicating address for respective variables

```

preemptive.c × testpreempt.c × Makefile × preemptive.c × preemptive.h ×
12 void Producer(void)
13 {
14     currentChar = 'A';
15     while (1)
16     {
17         while (bufferFull!=0);
18         critical{
19             sharedBuffer = currentChar;
20             bufferFull = 1;
21         }
22         currentChar = (currentChar == 'Z') ? 'A' : currentChar + 1;
23     }
24 }

```

Fig 10: Producer code snippet

sharedBuffer = "A" (i.e. 41H)
currentChar = "B" (i.e. 42H)

Data Memory	addr	0x00	0x00	value												
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00	30	31	00	00	01	01	00	01	99	00	00	00	00	42	42	00
10	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
20	0D	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
30	46	56	00	00	01	01	03	00	01	01	00	00	00	01	41	42
40	4E	00	00	00	01	00	80	00	00	00	00	00	00	00	00	00
50	14	00	00	00	00	00	08	00	00	00	00	00	00	00	00	00
60	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
70	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

sharedBuffer = "B" (i.e. 42H)
currentChar = "C" (i.e. 43H)

Data Memory	addr	0x00	0x00	value												
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00	30	31	00	00	00	03	00	01	31	00	00	00	00	43	43	00
10	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
20	0F	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
30	46	56	00	00	01	01	03	00	01	01	00	00	00	01	42	43
40	4E	00	00	00	01	00	80	00	00	00	00	00	00	00	00	00
50	17	00	01	00	00	00	09	00	00	00	00	00	00	00	00	00
60	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
70	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

sharedBuffer = "C" (i.e. 43H)
currentChar = "D" (i.e. 44H)

Data Memory	addr	0x00	0x00	value												
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00	30	31	00	00	00	03	00	01	31	00	00	00	00	44	44	00
10	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
20	0F	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
30	46	56	00	00	01	01	03	00	01	01	00	00	00	01	43	44
40	4C	00	00	00	01	00	80	00	00	00	00	00	00	00	00	00
50	19	00	01	00	00	00	09	00	00	00	00	00	00	00	00	00
60	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
70	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

sharedBuffer = "D" (i.e. 44H)
currentChar = "E" (i.e. 45H)


Data Memory	addr	0x00	0x00	value												
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00	30	31	00	00	00	01	00	01	31	00	00	00	00	45	45	00
10	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
20	0F	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
30	46	56	00	00	01	01	03	00	01	01	00	00	00	01	44	45
40	4C	00	00	00	01	00	80	00	00	00	00	00	00	00	00	00
50	19	00	01	00	00	00	09	00	00	00	00	00	00	00	00	00
60	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
70	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

Table 3: Status of variables at respective memory during Producer is running.

Observing 3EH and 3FH as from Figure 9 indicating address of "sharedBuffer" and "currentChar" we can see in Table 3 that 3EH gets updated with value from 3FH and which is hex values of character "A" to "Z". Noting that this update code is made inside producer, and observing this cycle is executing shown in table indicates that producer is running. Also observe the value at 3DH which is 1H indicates buffer status and it is set to 1H once producer produce and in table it is clear to observe that it is set to 1H means producer is running.

Consumer in Run

When Consumer is running the SBUF receives the character from “sharedBuffer” and can be displayed on UART Receiver results are as shown in Figure 12 (a) and 12 (b) whereas refer Fig 11 code snippet for consumer.



```
preemptive.c x testpreempt.c x Makefile x preemptive.c x preemptive.h x
27 void Consumer(void)
28 {
29     // Configure serial port for polling mode
30     TMOD |= 0x20; // Timer1 mode 2: 8-bit auto-reload
31     TH1 = 0xFA; // (Hex) Baud rate 4800 for 11.0592 MHz or TH1=-6 //
32     SCON = 0x50; // Mode 1: 8-bit UART, REN enabled
33     TR1 = 1; // Start Timer1
34
35     while (1)
36     {
37         while (bufferFull==0);
38         __critical{
39             SBUF = sharedBuffer;
40             bufferFull = 0;
41         }
42         while (!TI); // Wait for transmission to complete
43         TI = 0; // Clear transmit interrupt flag
44     }
45 }
46 }
```

Fig 11: Producer code snippet

In Figure 12 (a), Consumer running with SBUF having W/O 0x41H (i.e. “A”) which is the character to displayed in UART receiver. And in Figure 12 (b), Consumer running with SBUF having W/O 0x42H (i.e. “B”) which will be the next character to be displayed in UART receiver along with previous character (i.e. “AB”).

Along with that we can observe “bufferFull” at address 0x3DH (refer Fig. 9) is set to 0 during consumer is running. Figure 12 (a & b) shows 0x3DH is set to 0H which means consumer is in running.

System Clock (MHz) 11.0592 1000 Update Freq.

SBUF

R/O W/O 0x00 0x41 TH0 0xFA TL0 0x1D R7 0x01 B 0x00

RXD TXD 1 1 TMOD 0x20 R6 0x00 ACC 0x00

SCON 0x50 TCON 0xD0 R5 0x03 PSW 0x80

R4 0x00 IP 0x00

R3 0x00 IE 0x82

R2 0x00 PCON 0x00

R1 0x30 DPH 0x00

R0 0x30 DPL 0x01

SP 0x3F

pins bits TH1 TL1

0xFF 0xFF P3 0xFA 0xFD

0xFF 0xFF P2

0xFF 0xFF P1

0xFF 0xFF P0

PC 0x004C

PSW 1 0 0 0 0 0 0 0

Modify RAM

Data Memory

addr	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00	30	30	00	00	00	03	00	01	31	00	00	00	00	42	42	01
10	31	31	00	00	00	00	08	01	00	00	00	00	00	00	00	00
20	0F	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
30	46	56	00	00	00	01	03	00	01	01	00	00	00	00	41	42
40	4E	00	00	00	01	00	80	00	00	00	00	00	00	00	00	00
50	17	00	01	00	00	00	09	00	00	00	00	00	00	00	00	00
60	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
70	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

Copyright ©2005-2024 James Rogers Remove All Breakpoints

DI i LD

1 2 3 AND Gate Disabled

4 5 6 Key Bounce Disabled

U No Parity 8-bit UART @ 4800 Baud

Rx A

Rx Rese

Time: 26ms 500us - Instructions: 16000

```

0022| MOV 3EH, 3FH
0025| MOV 3DH, #01H
0028| MOV C, 00H
002A| MOV 0AFH, C
002C| MOV A, #5AH
002E| CJNE A, 3FH, 04H
0031| MOV R6, #41H
0033| SJMP 08H
0035| MOV R5, 3FH
0037| INC R5
0038| MOV A, R5
0039| MOV R6, A
003A| RLC A
003B| SUBB A, 0E0H
003D| MOV 3FH, R6
003F| SJMP 0D6H
0041| ORL 89H, #20H
0044| MOV 8DH, #0FAH
0047| MOV 98H, #50H
004A| SETB 8EH
004C| MOV A, 3DH

```

Fig. 12 (a): Screenshot (1) of EdSim51 while Consumer is running.

System Clock (MHz) 11.0592 1000 Update Freq.

SBUF

R/O W/O 0x00 0x42 TH0 0xAE TL0 0x00 R7 0x01 B 0x00

RXD TXD 1 1 TMOD 0x20 R6 0x00 ACC 0x00

SCON 0x50 TCON 0xD0 R5 0x03 PSW 0x80

R4 0x00 IP 0x00

R3 0x00 IE 0x82

R2 0x00 PCON 0x00

R1 0x30 DPH 0x00

R0 0x30 DPL 0x01

SP 0x3F

pins bits TH1 TL1

0xFF 0xFF P3 0xFA 0xFA

0xFF 0xFF P2

0xFF 0xFF P1

0xFF 0xFF P0

PC 0x004C

PSW 1 0 0 0 0 0 0 0

Modify RAM

Data Memory

addr	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00	30	30	00	00	00	03	00	01	31	00	00	00	00	43	43	01
10	31	31	00	00	00	00	08	01	00	00	00	00	00	00	00	00
20	0F	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
30	46	56	00	00	00	01	03	00	01	01	00	00	00	00	42	43
40	4E	00	00	00	01	00	80	00	00	00	00	00	00	00	00	00
50	19	00	01	00	00	00	09	00	00	00	00	00	00	00	00	00
60	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
70	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

Copyright ©2005-2024 James Rogers Remove All Breakpoints

DI i LD

1 2 3 AND Gate Disabled

4 5 6 Key Bounce Disabled

U No Parity 8-bit UART @ 4800 Baud

Rx AB

Rx Rese

Time: 41ms 607us - Instructions: 25000

```

0022| MOV 3EH, 3FH
0025| MOV 3DH, #01H
0028| MOV C, 00H
002A| MOV 0AFH, C
002C| MOV A, #5AH
002E| CJNE A, 3FH, 04H
0031| MOV R6, #41H
0033| SJMP 08H
0035| MOV R5, 3FH
0037| INC R5
0038| MOV A, R5
0039| MOV R6, A
003A| RLC A
003B| SUBB A, 0E0H
003D| MOV 3FH, R6
003F| SJMP 0D6H
0041| ORL 89H, #20H
0044| MOV 8DH, #0FAH
0047| MOV 98H, #50H
004A| SETB 8EH
004C| MOV A, 3DH

```

Fig. 12 (b): Screenshot (2) of EdSim51 while Consumer is running.

Interrupt triggering on a regular basis

Timer 0 in mode 0 is 13 bit timer where 8 bits from TH0 and 5 bits from TL0 are used in cycle to count from 0000H to 1FFFH (i.e. 8192 cycle) once reached 1FFFH it will reset to 0000H and the cycle repeats.

Timer 0 (mode 0) at 0H (i.e. start)	Timer 0 (mode 0) at 1FFFH (i.e. end)
<div>TH0</div> <div>0x00</div> <div>TL0</div> <div>0x00</div>	<div>TH0</div> <div>0xFF</div> <div>TL0</div> <div>0x1F</div>

Table 4: Screenshot of Timer at start and end of cycle

As suggested in lecture slide “08-timer-preemption”, “myTimer0Handler” start with EA=0 and end with EA=1 that means during “timer0_ISR” bit 7 of Interrupt Enable is off and turn on after.



Fig 13: IE (Interrupt Enable) Register (Source geeksforgeeks.org)

This can be observed in EdSim51 at IE, EA=0 correspond to IE=0x02H, EA=1 to IE=0x82H.

IE=0x82H
(Bootstrap)

EA=0
(myTimer0Handler)
(i.e. IE=0x02H)

EA=1
(myTimer0Handler)
(i.e. IE=0x82H)

Table 5: Interrupt triggering (IE)

Onward during execution IE keeps switching between 0x82H and 0x02H in regular intervals, which concludes that the interrupt is triggering on regular intervals.