IPA Project Report

Team - 5

Sanjana Sheela - 2023102027

Snigdha Stp - 2023102036

Khyathi Sri Basireddy - 2023102065

TASK - 1: Sequential Implementation


A sequential processor executes instructions one after the other in a structured manner, ensuring that each instruction completes before the next begins. Unlike Pipeline Implementation, where multiple instructions can be processed simultaneously, a sequential processor follows a strict step-by-step execution.

To improve efficiency and maintain an organized execution flow, the processor can be differentiated into five stages.

These five stages are

- 1. Instruction Fetch (IF)
- 2. Instruction Decode (ID)
- 3. Execute (EX)
- 4. Memory Access (MEM)
- 5. Write Back (WB)

The Data path of the complete implementation is shown below:




We have 32 bit Instructions in a RISC-V ISA.

We will be executing the following instructions from RISC-V ISA: add, sub, and, or, ld, sd and beq.

1. Instruction Fetch (IF) Stage

The Fetch is responsible for retrieving the next instruction from memory


- The **Program Counter (PC)** is a 64 bit register that holds the address of the next instruction to be executed.
- This address is sent to **Instruction Memory**, which fetches the 32-bit instruction.
- The PC is updated by adding 4 to point to the next instruction. This is done using an adder (top left).
- A multiplexer (MUX) determines whether to fetch the next sequential instruction (PC + 4) or a branch target address based on the branch control signal.
- The output is sent to the Instruction Decode (ID) stage.



2. Instruction Decode (ID) Stage

The **Instruction Decode (ID) stage** interprets the fetched instruction by extracting its opcode, register addresses, and immediate values, allowing the processor to identify the required operands for execution.

- 1. **Opcode (bits 6-0)** \rightarrow Sent to the **Control Unit** to generate control signals. The Opcodes are as follows:
- R-type 0110011
- Load 0000011
- Store 0100011
- Branch 1100011
- 2. Register Addresses (bits 19:15 & 24:20) → Used to read values from the Register File.
- 3. **Destination Register (bits 11:7)** \rightarrow Used to store result of an operation in the **Register File**.
- 4. Immediate Generator (Imm Gen) extracts immediate values (for instructions like load/store).
- 5. The **Control Unit** generates signals for the **ALU**, **memory**, **and multiplexers** (MUX). These are highlighted in **blue**.



3. Execute (EX) Stage

- The ALU performs operations based on the instruction:
- Takes two inputs: register data or an immediate value (selected using a MUX controlled by AluSrc).
- The **ALU Control Unit** (bottom right) determines the operation (e.g., addition, subtraction, AND, OR) which is decided on the basis of Aluop.

Alu Control	Function
0000	AND
0001	OR
0010	add
0110	subtract


• The **Branch Adder** (top right) calculates the branch target address if the instruction is a branch.

Branch Address = PC + 2(Imm)

IPA Project Report

3

opcode	ALUOp	Operation	Opcode field	ALU function	ALU control	
ld	00	load register	XXXXXXXXXX	add	0010	
sd	00	store register XXXXXXXXXX add		add	0010	
beq	01	branch on equal	XXXXXXXXXX	subtract	0110	
R-type	e 10 add		100000	add	0010	
		subtract	100010	subtract	0110	
		AND	100100	AND	0000	
		OR	100101	OR	0001	




4. Memory Access (MEM) Stage

- If the instruction involves memory access:
 - A load instruction reads data from Data Memory.
 - \circ A ${\bf store}$ ${\bf instruction}$ writes data into ${\bf Data}$ ${\bf Memory}.$
- The MemRead and MemWrite signals from the **Control Unit** determine memory operations.
- The MUX (bottom right) decides whether the next data comes from memory or the ALU result.


IPA Project Report

4



5. Write Back (WB) Stage

- The final result is written back to the Register File:
 - If the instruction is an ALU operation, the result is written from the ALU.
 - \circ If it is a load instruction, the data is written from <code>Data Memory</code>.
- The MUX at the end (bottom right) decides what is written back.
- The RegWrite signal from the Control Unit enables writing to registers.



OUTPUTS OF SEQUENTIAL IMPLEMENTATION

ADD Operation

002081B3 // add x3, x1, x2 005202B3 // add x5, x5, x4 00328333 // add x6, x3, x5 003181B3 // add x3, x3, x3

 $x_3 = x_2 + x_1$

 $x_5 = x_5 + x_4$

 $x_6 = x_5 + x_3$

 $x_3 = x_3 + x_3$

$ \begin{array}{llllllllllllllllllllllllllllllllllll$	0011 reg[2] = 00000000000000000000000000000000000

-Signals	-Waves										
Time) 1(0 ns 26	9 ns 30 ns	40	ns 50	ns 60	ns 76	ns 86	ns 90	ns 100	9 ns 110 ns
clk											
instruction[31:0]	002081B3	005202B3	00	328333		003181B3		00000013			
rs1[4:0]	01	04	05			03		00			
reg_data1[63:0]	00000000000000001	00000000000000004	00	00000000000000		0000000000000000		0000000000000000			
rs2[4:0]	θ2	05	03					00			
reg_data2[63:0]	00000000000000000	0000000000000000	00	0000000000000				0000000000000000			
rd[4:0]	03	05	06			03		00			
write_data[63:0]	0000000000000000	0000000000000000	00	0000000000000C		0000000000000000		0000000000000000			
ALU0p[1:0]	10							00			
ALUSrc											
Branch											
MemRead											
MemWrite											
MemtoReg											

SUB Operation

```
408384B3 // sub x9, x8, x7
40B505B3 // sub x11, x10, x11
40B48633 // sub x12, x9, x11
409484b3 // sub x9, x9, x9
```


```
x_9 = x_7 - x_8
```

 $x_{11} = x_{10} - x_{11}$

 $x_{12} = x_9 - x_{11}$

```
| The composition | Struction | 40b48633 | Call | Ca
```

 $x_{12} = x_{12} - x_{12}$






AND Operation

01ff7eb3 //AND x29 ×30 ×31 01fefe33 //AND x28 ×29 ×31 01de7db3 //AND x27 ×28 ×29

 $x_{29} = x_{30}.x_{31}$

 $x_{28} = x_{29}.x_{31}$

 $x_{27} = x_{28}.x_{29}$



OR Operation

01ff6db3 // AND x27 ×30 ×31


LOAD Operation


00612183 // LB x3, 6(x2)

STORE Operation

BRANCH Operation

00208863 //beq x1 ×2 16





TASK - 2: Pipeline Implementation

In pipeline implementation, the architecture improves instruction throughput by dividing the execution process into multiple stages, allowing multiple instructions to be executed concurrently in different stages. This approach significantly increases performance compared to a sequential execution model. A five stage pipeline commonly consists of:

- Instruction Fetch (IF)
- Instruction Decode & Register Read (ID)
- Execute (EX)
- Memory Access (MEM)
- Write-Back (WB)

In a pipelined processor, each stage must pass data to the next stage in the following cycle. To facilitate this, **pipeline registers** are used between pipeline stages to store intermediate values. These registers help maintain the separation of instruction processing across clock cycles. Pipeline registers store the instruction being processed, register values, ALU results, memory addresses and control signals required and the control signals required by the next stage. The pipeline registers are named on the basis of the stages they connect:

• IF/ID Register (Between Instruction Fetch and Instruction Decode):

It stores the fetched information and the updated program counter. From here the instruction is passed to the **decode** stage for interpretation.

• ID/EX Register (Between Instruction Decode and Execute):

It stores the decoded instruction fields(operands and control signals). It ensures that the operands are available for the ALU in the **execute** stage.


• EX/MEM Register (Between Execute and Memory Access):

It stores ALU computation results and branch decision outputs. If there is a memory operation, the address is stored.


• MEM/WB Register (Between Memory Access and Write-Back):

It stores the final result before updating the register file.

So the Datapath(without considering hazards and control signals) is:




The control signals are given to the register in the following way:



The roles of these pipeline registers are:

- 1. They prevent data corruption by ensuring that each stage works with the correct instruction.
- 2. They allow multiple instructions to run simultaneously.

The Datapath with control signals is:



Working of the pipelined processor for the Instruction set:

```
002081b3 // add x3,x1,x2

00520333 // add x6,x4,x5

008384b3 // add x9,x7,x8

00b50633 // add x12,x10,x11

00e687b3 // add x15,x13,x14
```

Clock Cycle-1

Clock Cycle - 2

Clock Cycle - 3

```
IF Stage: PC_if = 00000000000000000 | instruction_if = 008384b3
Instruction=00520333
Rs1= 4, Rs2= 5, Memread=0, idex_rd=00011, pc write: 1, ifid write=1, bubble=0
IDEX Inputs: rs1 = 04 | rs2 = 05 | rd = 06 | funct3 = 0 | funct7 = 00 | imm =
IDEX Control Signals: Branch = 0 | MemRead = 0 | MemtoReg = 0 | ALUOp = 10 | MemWrite = 0 | ALUSrc = 0 | RegWrite = 1
Execute Inputs: ALUOp = 10 | funct7 = 00 | funct3 = 0 | read_data1 = 0000000000000001 | pc = 0000000000000000 | imm =
EXMEM Inputs: Branch = 0 | MemRead = 0 | MemtoReg = 0 | MemWrite = 0 | RegWrite = 1 | PC = 00000000000000000 | ALU Result = 0000000000000000 | Zero Flag = 0 | rd = 03
EXMEM Outputs: PC = xxxxxxxxxxxxxxx | rd = xx | Branch = x | MemRead = x | MemtoReg = x | MemWrite = x | RegWrite = x | ALU Result = xxxxxxxxxxxxxxx | Zero Flag = x
MEM Stage: ReadData = 0000000000000000 | ALU Result = xxxxxxxxxxxxxxx | PC = xxxxxxxxxxxxxxx | rd = xx
WB Stage: Write Data = xxxxxxxxxxxxxxxx | RegWrite = x | rd = xx
```

Clock Cycle - 4

```
Time: 35
IF Stage: PC_if = 000000000000000 | instruction_if = 00b50633
ID Stage: PC_id = 00000000000000000 | instruction_id = 008384b3
Instruction=008384b3
Rs1= 7, Rs2= 8,Memread=0, idex_rd=00110, pc write: 1, ifid write=1, bubble=0
IDEX Inputs: rs1 = 07 | rs2 = 08 | rd = 09 | funct3 = 0 | funct7 = 00 | imm =
IDEX Outputs: rs1 = 04 | rs2 = 05 | rd = 06 | funct3 = 0 | funct7 = 00 | imm = 0 | IDEX Control Signals: Branch = 0 | MemRead = 0 | MemtoReg = 0 | ALUOp = 10 | MemWrite = 0 | ALUSrc = 0 | RegWrite = 1
EX Stage: PC_ex = 00000000000000004
Execute Inputs: ALUOp = 10 | funct7 = 00 | funct3 = 0 | read_data1 = 00000000000000004 | pc = 00000000000000004 | imm =
EXMEM Inputs: Branch = 0 | MemRead = 0 | MemtoReg = 0 | MemWrite = 0 | RegWrite = 1 | PC = 0000000000000000 | ALU Result = 0000000000000000 | Zero Flag = 0 | rd = 06
EXMEM Outputs: PC = 0000000000000000 | rd = 03 | Branch = 0 | MemRead = 0 | MemtoReg = 0 | MemWrite = 0 | RegWrite = 1 | ALU Result = 0000000000000000 | Zero Flag = 0
```


Clock Cycle - 5

```
ID Stage: PC_id = 0000000000000000 | instruction_id = 00b50633
Instruction=00b50633
Rs1=10, Rs2=11,Memread=0, idex_rd=01001, pc write: 1, ifid write=1, bubble=0
IDEX Inputs: rs1 = 0a | rs2 = 0b | rd = 0c | funct3 = 0 | funct7 = 00 | imm =
IDEX Outputs: rs1 = 07 \mid rs2 = 08 \mid rd = 09 \mid funct3 = 0 \mid funct7 = 00 \mid imm = 0
IDEX Control Signals: Branch = 0 | MemRead = 0 | MemtoReg = 0 | ALUOp = 10 | MemWrite = 0 | ALUSrc = 0 | RegWrite = 1
EX Stage: PC_ex = 00000000000000008
Execute Inputs: ALUOp = 10 | funct7 = 00 | funct3 = 0 | read_data1 = 000000000000000 | pc = 0000000000000000 | imm =
EXMEM Inputs: Branch = 0 | MemRead = 0 | MemtoReg = 0 | MemWrite = 0 | RegWrite = 1 | PC = 00000000000000000 | ALU Result = 00000000000000 | Zero Flag = 0 | rd = 09
EXMEM Outputs: PC = 0000000000000000 | rd = 06 | Branch = 0 | MemRead = 0 | MemtoReg = 0 | MemWrite = 0 | RegWrite = 1 | ALU Result = 0000000000000000 | Zero Flag = 0
MEM Stage: ReadData = 000000000000000000 | ALU Result = 000000000000000 | PC = 000000000000000 | rd = 06
MEMWB Outputs: rd = 03 | MemtoReg = 0 | RegWrite = 1 | ALU Result = 000000000000000 | ReadData = 000000000000000000
```

Instruction and PC Update in a stage:



Complete GTK Wave:



Hazard Handling

1. Structural Hazards

- a. They occur when two or more instructions in the pipeline require the same hardware resource at the same time, causing conflicts and stalls. This happens when the hardware does not support simultaneous access to shared components.
- b. If the processor has only one memory unit, it cannot fetch an instruction and **load/store** data in the same cycle. For example, if an instruction fetch (IF stage) and a memory access (MEM stage) need memory access at the same time, a stall occurs. Example for structural Hazard can be:

```
Id x1, O(x2) // Load instruction (needs memory access) add x3, x1, x4 // Arithmetic instruction (needs ALU) sd x5, O(x2) // Store instruction (needs memory access)
```

Solution to the Structural Hazard:

Using separate instruction and data memory will solve structural hazard. So even if ld(load) and dd(store) both need memory access in the same cycle, there will not be any problem.

2. Data Hazards

A data Hazard occurs when an instruction depends on the result of a previous instruction that has not yet completed.

Since a pipelined processor executes multiple instructions simultaneously at different stages, a later instruction might need a value that an earlier instruction is still computing. For

IPA Project Report

16


```
add x3, x1, x2 //x3 = x1 + x2
sub x4, x3, x5 //x4 = x3 - x5
```

Solutions to Data Hazards:

- 1. Pipelining Stalling i.e. inserting NOP statements: Stalling (or inserting pipeline bubbles) temporarily stops the pipeline until the required data is available. This prevents incorrect execution but causes performance loss as it wastes clock cycles.
- 2. Data forwarding(Bypassing):Instead of stalling, bypassing is used to pass the required data directly from one pipeline stage to another avoiding unnecessary delays. For the above example forwarding eliminates stalls and improves performance. In Forwarding, instead of waiting for a value to be written back (WB stage) to the register file, the processor forwards the value directly from the EX/MEM or MEM/WB pipeline registers to the next instruction.

For the above example, without forwarding, the sub instruction would stall for one cycle but with forwarding, the processor bypasses


x3 from the ALU output of add directly to the ALU input of sub.



The logic for the forwarding part:

Listing the hazard Conditions:

- 1a. EX/MEM.RegisterRd = ID/EX.RegisterRs1
- 1b. EX/MEM.RegisterRd = ID/EX.RegisterRs2
- 2a. MEM/WB.RegisterRd = ID/EX.RegisterRs1
- 2b. MEM/WB.RegisterRd = ID/EX.RegisterRs2
- It is compulsory to note that EX/MEM.RegisterRd $\neq 0$ and MEM/WB.RegisterRd $\neq 0$ So in the Datapath, there should be a forwarding unit, which will check all the above hazard conditions and if hazard is detected it enables the mux to select the forwarded value instead of reading from the register file.



Data Hazard

002081b3 // add x3,x1,x2 004182b3 // add x5,x3,x4 006183b3 // add x7,x3,x6

Clock Cycle - 1

```
Time: 5
Time:
```

Clock Cycle - 2

Clock Cycle - 3

```
Time: 25
Time: 26
Time: 26
Time: 26
Time: 26
Time: 27
Time: 27
Time: 27
Time: 27
Time: 27
Time: 27
Time: 28
Time: 26
Time: 26
Time: 26
Time: 26
Time: 26
Time: 27
Time: 27
Time: 27
Time: 27
Time: 27
Time: 28
Time: 26
Time: 26
Time: 26
Time: 27
Time: 28
Time: 27
Time: 28
Time: 27
Time: 28
Tim
```


Clock Cycle - 4

```
IF Stage: PC_if = 0000000000000000 | instruction_if = 00000021
ID Stage: PC id = 00000000000000000 | instruction id = 006183b3
Decode Stage: ReadData1 = 0000000000000000000 | ReadData2 = 00000000000000000 | imm = 0
Decode Control Signals: Branch = 0 | MemRead = 0 | MemtoReg = 0 | ALUOp = 10 | MemWrite = 0 | ALUSrc = 0 | RegWrite = 1
Rs1= 3, Rs2= 6,Memread=0, idex_rd=00101, pc write: 1, ifid write=1, bubble=0
IDEX Inputs: rs1 = 03 | rs2 = 06 | rd = 07 | funct3 = 0 | funct7 = 00 | imm =
IDEX Outputs: rs1 = 03 | rs2 = 04 | rd = 05 | funct3 = 0 | funct7 = 00 | imm = 0
IDEX Control Signals: Branch = 0 | MemRead = 0 | MemtoReg = 0 | ALUOp = 10 | MemWrite = 0 | ALUSrc = 0 | RegWrite = 1
EX Stage: PC ex = 00000000000000004
Execute Inputs: ALUOp = 10 | funct7 = 00 | funct3 = 0 | read_data1 = 0000000000000000 | pc = 0000000000000000 | imm =
EXMEM Inputs: Branch = 0 | MemRead = 0 | MemtoReg = 0 | Memtoreg = 0 | RegWrite = 1 | PC = 00000000000000000 | ALU Result = 000000000000000 | Zero Flag = 0 | rd = 05
EXMEM Outputs: PC = 00000000000000000 | rd = 03 | Branch = 0 | MemRead = 0 | MemtoReg = 0 | MemWrite = 0 | RegWrite = 1 | ALU Result = 0000000000000000 | Zero Flag = 0
MEM Stage: ReadData = 000000000000000000 | ALU Result = 00000000000000000 | PC = 0000000000000000 | rd = 03
The Marketplace h
```

Clock Cycle - 5

```
ID Stage: PC id = 0000000000000000 | instruction id = 00000021
Decode Stage: ReadData1 = 000000000000000000 | ReadData2 = 0000000000000000 | imm = 0
Decode Control Signals: Branch = 0 | MemRead = 0 | MemtoReg = 0 | ALUOp = 00 | MemWrite = 0 | ALUSrc = 0 | RegWrite = 0
Rs1= 0, Rs2= 0,Memread=0, idex_rd=00111, pc write: 1, ifid write=1, bubble=0
IDEX Inputs: rs1 = 00 | rs2 = 00 | rd = 00 | funct3 = 0 | funct7 = 00 | imm =
IDEX Outputs: rs1 = 03 | rs2 = 06 | rd = 07 | funct3 = 0 | funct7 = 00 | imm = 0 | IDEX Control Signals: Branch = 0 | MemRead = 0 | MemtoReg = 0 | ALUOp = 10 | MemWrite = 0 | ALUSrc = 0 | RegWrite = 1
EX Stage: PC_ex = 00000000000000000
Execute Inputs: ALUOp = 10 | funct7 = 00 | funct3 = 0 | read_data1 = 0000000000000000 | pc = 000000000000000 | imm =
EXMEM Inputs: Branch = 0 | MemRead = 0 | MemtoReg = 0 | Memtoreg = 0 | RegWrite = 1 | PC = 00000000000000000 | ALU Result = 000000000000000 | Zero Flag = 0 | rd = 07
EXMEM Outputs: PC = 00000000000000000 | rd = 05 | Branch = 0 | MemRead = 0 | MemtoReg = 0 | MemWrite = 0 | RegWrite = 1 | ALU Result = 0000000000000000 | Zero Flag = 0
MEM Stage: ReadData = 000000000000000000 | ALU Result = 000000000000000 | PC = 0000000000000000 | rd = 05
(i) The Marketplace I
```

Complete GTK Wave which handles Data Hazard:




3. Load-Use Data Hazard

This hazard occurs when an instruction immediately depends on a value loaded from memory in the previous instruction. Since the data is not available until the MEM stage, the pipeline must stall the dependent instruction. For example:

```
01043103 // ld x2, 16(x8)
00510233 // add x4, x2, x5
```


40610433 // sub x8, x2, x6 002204b3 // add x9, x4, x2

The sub instruction needs x3 in the EX stage (cycle 4). However, w writes x3 in the MEM stage (cycle 4), so the value is not available yet. Here Forwarding does not work because memory access is not completed in time. So, the pipeline must stall the sub instruction for one cycle. After stalling the instruction, forwarding should take place.



Another part of the Datapath is the Hazard Detection unit. This unit controls the writing of the PC and IF/ID registers plus the multiplexor that chooses between the real control values and all 0s. The hazard detection unit stalls and deasserts the control fields if the load-use hazard test above is true.

So, the Datapath now is:



Example:

01043103 // ld x2, 16(x8) 00510233 // add x4, x2, x5 40610433 // sub x8, x2, x6 002204b3 // add x9, x4, x2

Clock Cycle - 1

```
Time: 5
IF Stage: PC if = 00000000000000000 | instruction_if = 01043103
ID Stage: PC id = xxxxxxxxxxxxxxx | instruction id = xxxxxxxx
Instruction=xxxxxxxxx
Rs1= x, Rs2= x,Memread=x, idex_rd=xxxxx, pc write: 1, ifid write=1, bubble=0
IDEX Inputs: rs1 = xx \mid rs2 = xx \mid rd = xx \mid funct3 = x \mid funct7 = xx \mid imm =
IDEX Outputs: rs1 = xx \mid rs2 = xx \mid rd = xx \mid funct3 = x \mid funct7 = xx \mid imm = x
IDEX Control Signals: Branch = x \mid MemRead = x \mid MemtoReg = x \mid ALUOp = xx \mid MemWrite = x \mid ALUSrc = x \mid RegWrite = x
Execute Inputs: ALUOp = xx | funct7 = xx | funct3 = x | read data1 = xxxxxxxxxxxxxxxx | pc = xxxxxxxxxxxxxxx | imm =
EXMEM Outputs: PC = xxxxxxxxxxxxxxx | rd = xx | Branch = x | MemRead = x | MemtoReg = x | MemWrite = x | RegWrite = x | ALU Result = xxxxxxxxxxxxxx | Zero Flag = x
MEM Stage: ReadData = 0000000000000000 | ALU Result = xxxxxxxxxxxxxxx | PC = xxxxxxxxxxxxxxx | rd = xx
MEMWB Outputs: rd = 00 | MemtoReg = 0 | RegWrite = 0 | ALU Result = 000000000000000 | ReadData = 000000000000000000
WB Stage: Write Data = 0000000000000000 | RegWrite = 0 | rd = 00
```

Clock Cycle - 2

```
Time: 15
IF Stage: PC_if = 00000000000000004 | instruction_if = 00510233
Instruction=01043103
Rs1= 8, Rs2=16,Memread=x, idex_rd=xxxxx, pc write: 1, ifid write=1, bubble=0
IDEX Inputs: rs1 = 08 | rs2 = 10 | rd = 02 | funct3 = 3 | funct7 = 00 | imm =
                                                                   16
IDEX Outputs: rs1 = xx \mid rs2 = xx \mid rd = xx \mid funct3 = x \mid funct7 = xx \mid imm = x
IDEX Control Signals: Branch = x \mid MemRead = x \mid MemtoReg = x \mid ALUOp = xx \mid MemWrite = x \mid ALUSrc = x \mid RegWrite = x
EX Stage: PC ex = xxxxxxxxxxxxxxxxx
Execute Inputs: ALUOp = xx | funct7 = xx | funct3 = x | read_data1 = xxxxxxxxxxxxxxxx | pc = xxxxxxxxxxxxxxx | imm =
EXMEM Outputs: PC = xxxxxxxxxxxxxxx | rd = xx | Branch = x | MemRead = x | MemtoReg = x | MemWrite = x | RegWrite = x | ALU Result = xxxxxxxxxxxxxx | Zero Flag = x
MEM Stage: ReadData = 0000000000000000 | ALU Result = xxxxxxxxxxxxxxxx | PC = xxxxxxxxxxxxxxx | rd = xx
MEMWB Outputs: rd = xx | MemtoReg = x | RegWrite = x | ALU Result = xxxxxxxxxxxxxxxx | ReadData = 000000000000000000
WB Stage: Write Data = xxxxxxxxxxxxxxxxx | RegWrite = x | rd = xx
```

Clock Cycle - 3

```
IF Stage: PC_if = 00000000000000000 | instruction_if = 40610433
Decode Stage: ReadData1 = 000000000000000000 | ReadData2 = 000000000000000 | imm = 0
Decode Control Signals: Branch = 0 | MemRead = 0 | MemRoReg = 0 | ALUOp = 00 | MemWrite = 0 | ALUSrc = 0 | RegWrite = 0
Instruction=00510233
Rs1= 2, Rs2= 5,Memread=1, idex_rd=00010, pc write: 0, ifid write=0, bubble=1
IDEX Inputs: rs1 = 02 | rs2 = 05 | rd = 04 | funct3 = 0 | funct7 = 00 | imm =
IDEX Outputs: rs1 = 08 \mid rs2 = 10 \mid rd = 02 \mid funct3 = 3 \mid funct7 = 00 \mid imm = 16
IDEX Control Signals: Branch = 0 | MemRead = 1 | MemtoReg = 1 | ALUOp = 00 | MemWrite = 0 | ALUSrc = 1 | RegWrite = 1
EX Stage: PC_ex = 00000000000000000
Execute Inputs: ALUOp = 00 | funct7 = 00 | funct3 = 3 | read_data1 = 000000000000000 | pc = 000000000000000 | imm =
                                                                                               16
EXMEM Outputs: PC = xxxxxxxxxxxxxxx | rd = xx | Branch = x | MemRead = x | MemtoReg = x | MemWrite = x | RegWrite = x | ALU Result = xxxxxxxxxxxxxxx | Zero Flag = x
MEM Stage: ReadData = 0000000000000000 | ALU Result = xxxxxxxxxxxxxxxxx | PC = xxxxxxxxxxxxxxxxx | rd = xx
```

Clock Cycle - 4


```
IF Stage: PC_if = 00000000000000000 | instruction_if = 40610433
Decode Stage: ReadData1 = 0000000000000000000 | ReadData2 = 0000000000000000 | imm = 0
Decode Control Signals: Branch = 0 | MemRead = 0 | MemtoReg = 0 | ALUOp = 10 | MemWrite = 0 | ALUSrc = 0 | RegWrite = 1
Instruction=00510233
Rs1= 2, Rs2= 5, Memread=0, idex_rd=00100, pc write: 1, ifid write=1, bubble=0
IDEX Inputs: rs1 = 02 | rs2 = 05 | rd = 04 | funct3 = 0 | funct7 = 00 | imm =
IDEX Outputs: rs1 = 02 | rs2 = 05 | rd = 04 | funct3 = 0 | funct7 = 00 | imm = 0

IDEX Control Signals: Branch = 0 | MemRead = 0 | MemtoReg = 0 | ALUOp = 00 | MemWrite = 0 | ALUSrc = 0 | RegWrite = 0
EX Stage: PC_ex = 00000000000000004
Execute Inputs: ALUOp = 00 | funct7 = 00 | funct3 = 0 | read_data1 = 0000000000000000 | pc = 0000000000000000 | imm =
EXMEM Inputs: Branch = 0 | MemRead = 0 | MemtoReg = 0 | MemWrite = 0 | RegWrite = 0 | PC = 000000000000004 | ALU Result = 000000000000001 | Zero Flag = 0 | rd = 04
EXMEM Outputs: PC = 0000000000000000 | rd = 02 | Branch = 0 | MemRead = 1 | MemtoReg = 1 | MemWrite = 0 | RegWrite = 1 | ALU Result = 000000000000000 | Zero Flag = 0
MEM Stage: ReadData = 00000000000000018 | ALU Result = 000000000000018 | PC = 0000000000000004 | rd = 02
MEMWB Inputs: PC = 00000000000000000 | rd = 02 | MemtoReg = 1 | RegWrite = 1 | ALU Result = 000000000000018 | ReadData = 0000000000000018
WB Stage: Write Data = xxxxxxxxxxxxxxxxx | RegWrite = x | rd = xx
```

Clock Cycle - 5


```
Time: 45
IF Stage: PC_if = 0000000000000000 | instruction_if = 002204b3
Decode Stage: ReadData1 = 0000000000000000000 | ReadData2 = 000000000000000 | imm = 0
Decode Control Signals: Branch = 0 | MemRead = 0 | MemRoReg = 0 | ALUOp = 10 | MemWrite = 0 | ALUSrc = 0 | RegWrite = 1
Instruction=40610433
Rs1= 2, Rs2= 6,Memread=0, idex_rd=00100, pc write: 1, ifid write=1, bubble=0
IDEX Inputs: rs1 = 02 | rs2 = 06 | rd = 08 | funct3 = 0 | funct7 = 20 | imm =
IDEX Outputs: rs1 = 02 | rs2 = 05 | rd = 04 | funct3 = 0 | funct7 = 00 | imm = 0
IDEX Control Signals: Branch = 0 | MemRead = 0 | MemtoReg = 0 | ALUOp = 10 | MemWrite = 0 | ALUSrc = 0 | RegWrite = 1
EX Stage: PC_ex = 00000000000000004
Execute Inputs: ALUOp = 10 | funct7 = 00 | funct3 = 0 | read_data1 = 0000000000000001 | pc = 0000000000000000 | imm =
EXMEM Outputs: PC = 0000000000000000 | rd = 04 | Branch = 0 | MemRead = 0 | MemtoReg = 0 | MemWrite = 0 | RegWrite = 0 | ALU Result = 0000000000000000 | Zero Flag = 0
MEM Stage: ReadData = 00000000000000000 | ALU Result = 00000000000001d | PC = 000000000000000 | rd = 04
WB Stage: Write Data = 0000000000000018 | RegWrite = 1 | rd = 02
```

Complete GTK Wave which handles Load Use Data Hazard:



4. Control Hazards

A control hazard (or branch hazard) occurs when the pipeline does not know which instruction to fetch next due to a control flow change (e.g., branch). Since instruction fetching happens in every cycle, any uncertainty in the program flow can lead to wasted cycles or incorrect execution. Here we are checking the control hazards which occur when executing conditional branches i.e. beq.



Example for the control hazard is:

```
00208463 // beq x1, x2, 8

005201B3 // add x3, x4, x5

01043103 // ld x2, 16(x8)

00510233 // add x4, x2, x5

40610433 // sub x8, x2, x6

002204B3 // add x9, x4, x2
```

In the above example the processor does not know whether to execute $add \times 3$, $\times 4$, $\times 5$ or fetch from the branch at 8 until the beq instruction completes the EX stage. Solution for the control hazard is :

Static branch prediction: The processor always assumes that the branch is not taken. If the branch is taken, the incorrectly fetched instructions are flushed (discarded).


```
IF Stage: PC_if = 0000000000000000 | instruction_if = 40610433
ID Stage: PC_id = 0000000000000000 | instruction_id = 000000000
Instruction=000000000
Rs1= 0, Rs2= 0,Memread=0, idex_rd=00000, pc write: 1, ifid write=1, bubble=0
IDEX Inputs: rs1 = 00 | rs2 = 00 | rd = 00 | funct3 = 0 | funct7 = 00 | imm =
IDEX Outputs: rs1 = 00 | rs2 = 00 | rd = 00 | funct3 = 0 | funct7 = 00 | imm = 0 | IDEX Control Signals: Branch = 0 | MemRead = 0 | MemtoReg = 0 | ALUOp = 00 | MemWrite = 0 | ALUSrc = 0 | RegWrite = 0
EX Stage: PC_ex = 00000000000000000
Execute Inputs: ALUOp = 00 | funct7 = 00 | funct3 = 0 | read_data1 = 0000000000000000 | pc = 000000000000000 | imm =
EXMEM Outputs: PC = 00000000000000000 | rd = 00 | Branch = 0 | MemRead = 0 | MemtoReg = 0 | MemWrite = 0 | RegWrite = 0 | ALU Result = 000000000000000 | Zero Flag = 0
MEM Stage: ReadData = 000000000000000000 | ALU Result = 000000000000000 | PC = 0000000000000000 | rd = 00
WB Stage: Write Data = 0000000000000000 | RegWrite = 0 | rd = 08
```

The processor detects the branch instruction (and the zero flag) and jumps to the address 16 which is twice the offset of the first instruction. As the branch is taken, all the control signals in ID/EX register and the previous instructions get flushed i.e. they become zero. So in this way the update of PC and IF/ID register is prevented. The present instruction is decoded again and the following instruction is fetched again.

GTK Wave output for this Hazard Handling:

```
00208463 // beq x1, x2, 8
005201B3 // add x3, x4, x5
01043103 // ld x2, 16(x8)
00510233 // add x4, x2, x5
40610433 // sub x8, x2, x6
002204B3 // add x9, x4, x2
```






Handling Different Combinations of Hazards:

Lode Use Data Hazard + Branch Hazard

This hazard is handled by **stalling**, where the processor detects that beq x11, x10, 12 depends on the result of wx10, 4(x15), which has not yet completed. Since x10 is updated only in the **write-back** (WB) stage of w, the pipeline control unit inserts two stall cycles before executing beq. These stalls act as **pipeline bubbles**, preventing beq from using an incorrect value of x10. After the stalls, beq can proceed safely with the correct data, ensuring proper execution while maintaining program correctness.

```
0047A503 // Lw x10,4(x15)
00a58663 // Beq x11,x10,12
00C68633 // Add x12,x13,x12
00B60533 // Add x10,x12,x11
```

The GTKWave (for the above case of control hazard)



Forwarding + Branch Hazard


```
00A78533 // Add x10,x15,x10
00C50463 // Beq x10,x12,8
005203b3 // add x7, x4,x5
```

IPA Project Report

27

```
006283b3 // add x7, x5,x6
005201b3 // add x3, x4, x5
00a60633 // add x12,x12,x10
00a606b3 // add x13,x12,x10
```

This hazard is handled using **forwarding**, where the result of $add \times 10, \times 15, \times 10$ is sent directly from the **EX/MEM stage** to the **EX stage** of $beq \times 10, \times 12, 8$, avoiding the need to wait for write-back. Similarly, for $add \times 12, \times 12, \times 10$ and $add \times 13, \times 12, \times 10$, the values of $x \times 10$ and $x \times 12$ are forwarded from earlier pipeline stages to ensure they use the correct updated values without stalling. This technique improves efficiency by reducing pipeline delays while maintaining correct execution.



Lode Use Data Hazard + Branch Hazard

```
0047A503 // Lw x10,4(x15)

00A58463 // beq x11, x10, 8

00C68633 // Add x12,x13,x12

00B60533 // add x10,x12,x11

00B60533 // add x10,x12,x11

00C68633 // Add x12,x13,x12
```


This hazard is handled by **stalling**, as beq x11, x10, 8 depends on wx10, 4(x15), which completes in the **WB** stage. Since x10 is not available when beq reaches the **ID** stage, the processor inserts **two stall** cycles, preventing incorrect execution. These stalls allow w to complete its memory access and write-back, ensuring beq compares the correct value of x10. Once the stalls resolve the hazard, execution continues normally with subsequent add instructions.




Forwarding + Load Use Data Hazard + Branch Hazard

004180b3 //add x1,x3,x4 0000b103 //ld x2, 0(x1) 00208463 //beq x1,x2,8 004180b3 //add x1,x3,x4 004180b3 //add x1,x3,x4 004180b3 //add x1,x3,x4 00208233 //add x4,x1,x2 00208233 //add x4,x1,x2

In this RISC-V instruction sequence, data forwarding helps resolve dependencies between add and Id. The instruction add x1, x3, x4 computes a result and stores it in x1, which is immediately used by Idx2, O(x1). Instead of waiting for x1 to be written back, forwarding allows Id to receive x1 directly from the execute stage, avoiding a stall. However, a load-use data hazard arises between Idx2, O(x1) and beq x1, x2, 8 since beq needs x2 before it is available. Since Id completes in the memory stage and beq needs x2 in decode, a stall is required unless forwarding is available. Additionally, beq introduces a branch hazard because the decision to branch is only resolved in the execute stage. Without branch prediction, the processor must stall until the branch outcome is determined, potentially flushing incorrect instructions if the prediction is wrong.





Contributions:

1. Sanjana Sheela

- Sequential main.v, processor_tb.v, Writeback and Mux
- Combining Pipeline registers to the Sequential Implementation
- Branch Hazard

2. Snigdha Stp

- Sequential Fetch, Execute and ALU Modules
- Pipeline Registers
- Load Use Data Hazard
- Branch Hazard

3. **Khyathi Sri**

- Sequential Register File, Decode and Memory Modules
- Testing and Debugging of both implementations
- Forwarding (Data hazard)
- Load Use Data Hazard
- \rightarrow Report has been equally contributed by all.