


02/09/24

- Q) The integrated circuit which contain all the function of the unit CPU(Central Processing Unit) of a computer is known as micro processor.



i) ALU → Arithmetic Logic  
    ↳ conditional  
    Calculative works


- ii) CU → Generates control signal to alu to performing a specific operation
- iii) Register → To store Data, results, command

## Memory


① Primary storage (Processor can directly access)

→ Cache, RAM, ROM (non volatile)

② Secondary storage : HDD, Flash,



Q1. Draw a Block diagram of a Computing System




ALU: Arithmetic Logic Unit. Here we do calculation work with condition

Control Unit: Generates control signal to alu to perform a specific operation.

Register Array: Store, Data, results command.

Memory: Primary? Processor can directly access (volatile) cache, RAM  
Secondary : HDD, Flash

# Life Cycle of a microprocessor. Differentiate ...  
Fetch & Execution.



Fetch: Can fetches instruction & data from Ram

Decode: Control unit decode the instruction.

Execute: The executes instruction & operates on data.

Store: The processed data is stored in Ram

# If the address is 10-bit find out the capacity of memory, organized as byte.

$$\text{Capacity of memory} = 2^n \quad [n = \text{address of bits}]$$

$$\begin{aligned}
 &= 2^{10} \\
 &= 1024 \text{ bytes} \\
 &= 1 \text{ kB}
 \end{aligned}$$

$$\begin{aligned}
 1 \text{ kB} &= 1024 \\
 8 \text{ bit} &= 1
 \end{aligned}$$

# if the address bus is 12-bit find out the capacity organized as bytes.

$$\begin{aligned}
 \text{Capacity of ports} &= 2^{\text{no of bits}} \\
 &= 2^{12} \\
 &= 4096 \\
 &= 4096 / 1024 \\
 &= 4 \text{ kB}
 \end{aligned}$$

## # Differentiate Fetch & Execution

Fetch	Execution
I Retrieves instruction from memory	I Performs the operation of instruction
II Involves Program Counter (PC) and memory unit	II Involves ALU Control Unit
III Read instruction to the instruction register	III Executes operation (Logic, Arithmetic)
IV loads the instruction for processing	V Produce results
✓ First stage of five stages cycle	✓ 2nd Stage of the fetch cycle

Responsible for fetching instruction from memory & decoding while EU executes

## # What are the functions of BIU?

Definition: BIU (Bus Interface Unit) handles all the transaction of data and addresses of EU

### Operation of BIU:

- I Instruction fetching
- II Reading & writing Operands for memory
- III Calculating address of memory operand
- IV Transfer instruction byte to the instruction queue

## # List the elements of BIU?

- I) Instruction queue.
- II) Segment register
  - DS (Data segment)
  - Stack segment (SS)
  - Extra segment (ES)
  - Code segment (CS)
- III) Address add.

# Let the elements of EU

Definitions EU executes instruction from the instruction system byte queue.

Elements:

(I) Control Circuit  $\rightarrow$  Direct operation of EU by issuing control signals

(II) Instruction Decoder  $\rightarrow$  Determines what EU performs

(III) ALU

(IV) Pointer and Index Register

1) Accumulator register ( $A_h : A_l$ )  $\rightarrow$   $A_n$

2) Base register ( $B_n = B_h + B_l$ )

3) Counter Register ( $C_n = C_h + C_l$ )

4) Data register ( $D_n = D_h + D_l$ )

5) Stack pointer & Base pointer ( $SP \& BP$ )

6) Source index (SI) }  $\rightarrow$  Stack 3 away

7) Destination Index (DI)

Used to access data in SS  
but can also use in other segments

(BP)

Flag register

# What are the operations of EU?

(I) Decode instruction by BCU

(II) Generate control signal

(III) Executes instruction

# STACK (segment) Stack segment begins with directive S  
Stack segment is used to store temporary  
actually the content of register for internal  
Section of program mainly return address

• Size (size in no. of bytes)

• Stack loc (allocates no bytes for  
segment)

$\rightarrow$  Last in first out mechanism (LIFO)

$\rightarrow$  Main function

$\rightarrow$  contain return address

$\rightarrow$  Data

$\rightarrow$  Content of Present register

• Push  $\rightarrow$  Decrease SP by 2 & store a value there

• Pop  $\rightarrow$  removes a value from stack & increase S

Instruction Execution

↳ Addressing

① Fetch the instruction put to queue.

② Execute,

③ Decode

# . Data

memory variables will be declared in this section.

# . CODE (the code segment begins with the directive)

logical portion of the code segment starts from here. Instruction goes after this.

Segment

# MAIN PROC

Beginning of the main procedure. Main program instruction goes here

# MAIN ENDP

Other procedure goes here. But not part of the main procedure.

END MAIN

Indicates the assembler, that the main code of assembly code is finished.

# . MODEL SMALL

The model indicates size of the code is data segment.

Model small indicates that it has one code

Data segment size is <sup>not</sup> greater than 64 kB. Both data & code fit within this segment only. Often used in small programme that don't require large memory.

# Medium:

Code more than one segment, Data one seg

# COMPACT:

Code one segment, Data more than one

# LARGE:

- Code more than one segment
- Data more than one segment

One segment = 64 kB

## A Programme Structure

- Main small:

• Stack 100H, stack size 100 bytes, 1 section.

3) - Data

4) - Code

5) MAIN Proc

6) MAIN END

7) END MAIN

# MOV / ADD / SUB / XCHG (swap)

System : Opcode, Destination, Source.

Possible Combinations

Possible Combination of Instructions

Reg - Reg

Reg - mem

Mem - Reg

Mem - Reg

Mem - Ind.

Reg - Imm

INC / DEC / NEG / MUL / DIV:

Syntax : Opcode Operand

Example : INC AX

NEGA Ans, 2s  
Complement of Ans

## Intel 8086 Internal Architecture

L → 2




Fig: 8086 Internal Block Diagram

## 8086 Architecture Features

- ① 64 bit wp
- ② has 20 bit address bus can access upto  $2^{20}$  memory location (1MB) divided into 16 segment.
- ③ Support upto 64 <sup>16 word</sup> I/O Port
- ④ Provide 14, 16 bit register.
- ⑤ Word size 16 bits = double size 4 bytes.
- ⑥ has multiplexed address bus AD0 - AD15 and A16 - A19
- ⑦ It is designed to operate 2 mode, min is min
- ⑧ Prefetches upto 6 instruction bytes from memory & queue them in order to speed up instruction execution.
- ⑨ require 5V power.
- ⑩ Go in dual line processor
- ⑪ Address range 0000 to FFFFFF
- ⑫ 2 block BIU & EU
- ⑬ BIU handles all transaction of data & address on memory buses for EU
- ⑭ BIU performs all the bus operation such as instruction fetching, reading & writing operation for memory and calculating the address of memory operand. The instruction bytes are to the instruction queue.
- ⑮ EU executes instruction from the instruction byte queue.
- ⑯ BIU contains instruction queue, segment instruction pointers, address adder,

(P) EU contains control circuit, Instruction decoder, ALU, pointer, and Index register

Code is data segment

### Directive Model

The model indicates size of the

Small	Code $\rightarrow$ 1 segment Data $\rightarrow$ 1 segment
Medium	Code $\rightarrow$ more than 1 segment Data $\rightarrow$ 1 segment
Large	Code $\rightarrow$ more than 1 segment Data $\rightarrow$ more than 1 segment

- ① Execution Unit
- ② Decoder instruction fetched by the BIU
- ③ Generator Control Signal
- ④ Execute instruction

### Segment Directives

8086 uses segment : Special area defined to contain

Code, Data or Stack.

Assembly language got 3 segment : ① stack ② Data

- ① Control Circuit
- ② Instruction Decoder
- ③ ALU

### Data Segment

begins with directive - Data

- . Data is the logical definition of Data segment, no variables are declared here.

Data types: 8086 has 2 types of Data DB & DW

There are 4 types of Data

① Bytes (8-bit) : Can be defined as DB = Define Byte

② Word (16-bit) :  $\Rightarrow \text{DW} = \text{Define Word}$

③ Quad Word (32-bit) :  $\Rightarrow \text{DQ} = \text{Define Quad Word}$

④ Double word (32-bit) :  $\text{DD} = \text{Double Word}$

Define Constants:

To assign a name to a constant we use EW()

Segment Registers:

SS  $\rightarrow$  Stack segment

DS  $\rightarrow$  Data segment

CS  $\rightarrow$  Code segment

ES  $\rightarrow$  Extra segment

8086 works with DB & DW

DB

Procedures: Inside a code segment instruction are

Organized as Procedure

① Single byte (8bit) of memory  
② Can be used to store char


data or small numerical value.

③ Unsigned or signed form

④ Used to define a word

⑤ Used to storing larger value.

⑥ 16 bit (2 byte)

Tunoh A  
①Code → Instruction  
Data → seg 1  
Extra → ExtraOperation JP STD  
Data seg 2  
Extra

⇒ Model sets code segment into data segment जोड़ता

Space के

⇒ Model is a specifier tells the assembly/system about  
⇒ Code फ्रैम instructions.

⇒ Assembly only has Integer value.

⇒ D DW 10h, 20h, 30h → array.

⇒ A EQU 1234H ← equates Constant data

⇒ Data → data segment जोड़ता  
⇒ Stack size → stack segment जोड़ता  
↳ Stack look → allocates 100 bytes for stack. Seg

⇒ Instruction → mov / add / sub / etc. NCR का काम करता

Syntactical Opcode, Destination, source,

Jumps

Possible Combinations:

- Reg - Reg
- Reg - Mem
- Mem → Reg
- Mem - Imm
- Reg - Imm

⇒ Mov → B8 [Machine code]

Code segment & Data seg use same register  
⇒ initialize जोड़ता रजिस्टर  
Mov Ax, @ data

Mov

Ds

Ax

Source & Destination  
size must be equal

(2)

Write assembly code for below:

- i) input the first letter of your name
- ii) Display the letter in the next line
- iii) Display your name as a string in next line with a beep.

```

model Small
Stack 100h
data
Name db 'Avhi $'
Code
main Proc
Mov Ax @data
Mov DS, Ax
Mov Ah, 1
Int 21h
Mov Bl, Ah
; Newline start : mov ah, 2
; mov ah, 2 : mov dl, 0D
; mov dl, 0D : int 21h
; int 21h, Newline end

```

mov ah, 02

mov dl, bl

int 21h

; newline start

mov ah, 2

mov dl, 0D

int 21h

;

mov ah, 2

mov dl, 0A

int 21h

; newline end

; Display name as a string

mov ah, 9

lea dx, name

int 21h

; Beep sound

mov ah, 2

mov dl, 7

int 21h

mov ah, 4CH

int 21h

main endp

End main

Difference between Stack & queue.

Stack

queue

① linear data structure but  
are removed or inserted  
at the same end

② follows LIFO  
③ one pointer at the top  
④ Push & Pop  
⑤ insertion & deletion from top

⑥ queue is de-queue  
Front

① linear data structure but  
removal is removal happens at  
2 different ends

② follows FIFO  
③ 2 pointers front & rear  
④ insertion & deletion  
Front

Differentiate between fetch & Fetching

The term fetch & execution refers to direct

processes in the process of handling instruction or data in computing.

Fetching

Process of retrieving data or instruction from a storage location (disk, memory) to prepare for processing. In CPU the processor fetches an instruction from memory to execute it.

Execution

Process of actually running or acting on the fetched instruction, or data, here actual processing happens. In CPU processor executes the instruction after it is fetched.

Microprocessor have - 4 bit what does it mean?

It means a microprocessor can handle/transfers 4 bits of data at a time, which is also called nibble.

Data width If processor 4 bit of data at a time

(half byte)

Operations Any arithmetic or logical operation performed by the CPU will be on 4 bit values.

Memory: A 4 bit address bus means the CPU access a maximum of 16 memory location ( $2^{4 \times 2}$ ) directly.

Example Intel 4004.

eff

A microprocessor has 64 KB memory [Ram] What is the length of address bus? [Compute from memory capacity]

Address bus (bits) =  $\log_2$  (memory capacity in bytes)

We have  $64 \text{ KB} = 64 \times 1024$

$$= 65536 \text{ bytes}$$

$$\therefore \text{Address bus} = \log_2 (65536) \quad | 2^{16} = 65536$$

We know that,

$$\text{size} = \frac{2^{\text{address bus}}}{\text{bytes}}$$

$$\Rightarrow 2^{16} = 64 \times 1024 = 65536$$

$$\Rightarrow 2^{\text{address bus}} = 2^{16} \quad | 2^{\text{address bus}} = 65536$$

$\therefore$  address bus = 16.

$$2^4 = 16$$

$$2^8 = 256$$

$$2^{16} = 65536$$

Stack with SP Push,

A stack operation follows the LIFO, meaning the

last item pushed onto it stays there one will be pop


first.

① Push & insert

② Pop & remove

Push

↓



0100h ← SP

[1100 - Bu


[1010] - Bu

[0100] → SP

emf

1100 → Bu  
0062h → Bu  
0100 → SP

P.



1100 → Bu  
0062h → Bu  
0100 → SP

P.

Op IP (Instruction pointer) Used to keep offset Add

006h - Bu

push  
Bu

0062h - Bu

0060h - SP



### // Data Register:

Ans (Accumulator Regis) Used for arithmetic like mul

Or dividing whole number (called words, 16 bit)

Or if multiply 2 numbers One of them will be stored in

(Register,

AL → Used for operation involve small num.  
(add or mul small num)

An →




Bu (Base Register) Used to give data & address

Cr (Count Register) Used for loop - how many time  
should run.


CCL → no idea what it does

Dn (Data register) Dn is used when a result

bigger than what a single register can hold (16 bit)




Pop



Pop

SP = 0060

Pop & CR



SP = 1000

Pop, DR



Dx also holds part of address.

Dh → higher data 8bit  
Dl → lower " 8bit

Port Register

Interface for external I/O

Temporary storage for data

(d) External to the CPU core

(e) Used for input/output

(f) Used for interrupt

(g) CPU register

SP<sub>o</sub> Points the top of the stack. Used with SS to access the Stack segment

(h) BP (Base Pointer) Used to access data on the stack. Then can be used to access data in other segments. Can be used on strings in array Open

An, Dx for multiplication

Mov Ax, 1234h  
Mov bx, 4321h

Mul Bx

Result will be stored in the Ax


If result fits 16 bit Dx will be 0000h

If it's more than 16 bit it will be stored both in Ax. 16 bit will be in Dx rest in Dx

CH KB  
Size = 2 addresses long  
 $64 \times 1024 = 2^{26}$   
 $\Rightarrow 2^{26} - 512$

Sum -

ROP Attack



11001010

11001010

01100101

01100101

long int

11001010

11001010

Assumptions

$$\begin{aligned}CS &= 1000H \\IP &= 2345H\end{aligned}$$

Segment address      Offset add  
Segment  
Chapters

$$\begin{aligned}&\text{Page 30} \\&\text{Offset} = \text{Base}, \text{SI}, \text{BP}\end{aligned}$$

Physical address = (Seg \* 10h) + offset

~~What is Pipelining?~~

The process of fetching the next instruction in advance while executing current instruction.

register.

~~Every instruction has its own unique opcode where, ADD  $\rightarrow$  Unique opcode~~

~~Sub  $\rightarrow$  " " " has opcode~~

mov bl, 25H

~~is no num here~~

if I take empty from queue it won't

defn: If we wait for 2 byte empty,

$$A_R = 123n$$

$$A_L = 12 \quad A_R = 12$$

As 1 byte = 8 bit & 2 bytes = 16 bits - n

It can transfer 16 bit at a time so rather  
wasting time by transforming 8 bit - it

transfer 2 byte / 16 bit

But what if the next instruction is 4 byte  
and only 2 byte empty?

Bin will do half instruction and wait

for empty:

4  
Pipeline fails when there is a branch / jump

### CMP Instructions

CMP destination, source

Source from destination.

Subtract

Result is not stored.

Only flag are affected.

Destination

Constant or register

All equal to 3 zero then set 1 set carry

General purpose register 2 generic for

Mov Rn, Rm

Value

Rn = 50

Rm = 40

Ans = -10

Cmp Rn, Rm

Ans = -10

Set carry

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

Set negative

Set overflow

Set parity

Set sign

Set zero

</

2) Dmp unconditioned.

3) If - then.

An  $\rightarrow$  0 occur and 23 positive steps

$$\text{Cmp An, } 0 \quad \begin{cases} \text{An} - 0 > -1 - 0 \\ = 1 - 1 = 0 \end{cases}$$

Dmp End-IF  
NEO An

End-IF  
Zero  
Dmp End-IF

Cmp - An, 0  
Dmp End-IF

NEGA  
DE  
Jmp Positive

NEGA  
MOV BX, -1

Dmp End-case

2020:

MOV BX, 0  
Dmp End Case

4) An NEG 2nd Br 3  $\rightarrow$

An 0 " " Br = 0  
An positive num, num = Br = Br = 1

for And operation

Flag = PF, SF, ZF affected

$\Rightarrow$  CF = OF = 0  
AC undefined.

AND A1 = B2

$$\begin{array}{r} 0100\ 0111 \\ 0011\ 0110 \\ \hline 0000\ 0110 \end{array}$$

~~Multiplication & Division~~

Physical Address Calculation  
we know,  
 $PA = 10n + DS \times [Base + SI]$   
Bx and S2 is  
under Data segment

# Instruction OPCODE

Source Some  
Register Some  
Destination.

Offset Ad = Effective Ad

# Source OR Register OR Destination

① Register Addressing mode

# Source / Destination OR 2nd OR 3rd Midfield

2nd Direct Number from 2nd mid

① Immediate Addressing mode

Dest Reg -> Mov Br, 1234

OPCODE, Dest Reg in

Dest <- Mov [Br], 12H

Memory Mov AL, A

Source in

Ans

memory address  
part

16 bit

# Logical Address = Segment \* offset

# Physical Address = Seg \* 10h + offset → 26 bit

# Seg has 14 register each size 16 bit → 20 bit

An or D.R.

SP, BP, SI, DI → can carry offset

IP Plug

segment register General purpose register

BP or DS

Offset → DS

Register 20

# Base Addressing mode: 10 array to 10 base Ad mode + offset address → DS

20 Data inst → DS or SS

DS

SS

DI

IP

CS

# Destination memory start indicate memory ad  
with Indirect

# Same memory it is Indirect

DP into CS to

Base Address

Mov An, [DS]

Offset = BP + A

Mov An, A[DS]

8 bit sign

= -128 to

using → 0 - 65535

Dr

① MOV AX, [BX]

$$\text{Ans} = \text{BX} + \text{A}$$

$$\text{Ans} \text{ Ad} = \text{seg} \times 10h + \text{offset}$$

$$= \text{DS} \times 10h + (\text{BX} + \text{A})$$

=

② MOV AX, [A+BP]  $\xrightarrow{\text{S3 segment}}$

$$\text{Offset} = \text{A} + \text{BP}$$

$$\text{PA} = \text{SS} \times 10h + (\text{BP} + \text{A})$$

~~Base~~

Base Address And INDEX Addressing mode

Same  $\Rightarrow$  Just Base register & Index register

Register use ??

Base Reg = BP  $\xrightarrow{\text{DS}}$

Index Reg = SI

Indir i = SI, DI

Dr

Segmented indexed / 2D memory  $\xrightarrow{\text{DS}}$

① MOV AX, [SI][BX]  $\xrightarrow{\text{DS}}$

$$\text{Offset} = \text{BX} + \text{SI} + \text{Disp}$$

String field

① MOV AX, [SI][BP]  $\xrightarrow{\text{DS}}$

$$\text{Offset} = \text{BP} + \text{SI} + \text{Disp}$$

## Control Flags

Direct = 10 bit mode

Ind AL/Mem, Port

out Port, AL/Mem, Imm

- ① Out Dx, Port
- ② Out Dx, AL/Mem

2nd op code.

bit Control flag 1

Trace Flag TF = Debug

STT Set TF

CLT Clear TF

DF setting

DF = 0 2nd S1 DT auto increment  
DF = 1 2nd S1 DT auto decrement

Derren

DF = 0 2nd S1 DT auto increment

DF = 1 2nd S1 DT auto decrement

Derren

Interrupt Flag →

Addressing mode 32bit

Op & Ad. Col, Local Ad.

Segment = CS

Rot Int 21 code segment

CS Value change

Relative Address mode

Opcode displacement

CW

Jump L

ZP IP Shift Change  $\Rightarrow$

Offset

JNZ L

$IP = IP + \text{Ext.}$

JMP Ext  $\Rightarrow$   $IP = IP + L$

Loop L

Int 21 code segment

Implicit Address mode → no present address  
HLT, NOP, CLC, CLS

AL/Mem, Port


AL/Mem

Mem

## Memory Bank

Let  $\Rightarrow$  Address bus 20 bit

$\Rightarrow$  Data bus  $\rightarrow$  16 bit  
 $\Rightarrow$  memory data bus  $\rightarrow$  38 bit



Thus, Data bus 16 bit for memory  
data bus 8 bit. So make 2 banks to fetch  
16 bit data  $\Rightarrow$  Address bus 20 bit  
20 bit 16 bit mem, Odd even more, all true  
Even address 20 bit even odd odd  
Even bank even bit is more complex!

## Analysis

Even banks contain even address ( $A_0 = 0$ )  
and connect to  $D_0 - D_7$  and odd containing  
odd ( $A_0 = 1$ ) connected to  $D_8 - D_{15}$ . A problem  
here is, Address by  $A_1 - A_{19}$  must match the  
as selected for even banks. So both  
for odd even banks.

Handwritten notes

## Chapter 8 Stack

LIFO

SP → Stack top

SP → 00000H Since empty stack of 16 bits

SP → FFFF Since empty stack of 16 bits

Push SP + 2 → SP - 2

CALL = Push

RET = POP

Stack is 16 bit location 22

Stack is memory word operation on 32 bit

Stack is memory operation procedure

2 byte procedure.

Same segment given

entry " " Far

Procedure call will be 16 byte operation

IP = ZP + Proc num \* 16 + offset

Offset contains value since from stack or

any value stack is push to the stack

Procedure RET any Then Address pop out

CALL = Push

RET = POP

que idea no

SHL, SAR & SHRD R

SHR, SHRD moves own function to them

Test vs logical And operation issued to check  
Bit mask pattern fail to

→ Partition bit to toggle certain work

→ bit or set or

→ clear and

→ print or complement/toggle → not

→ char in 6,

Cmp, Conditional jump

Set a bit Unconditional jump

loop infinite until the value 0

$$CF = AF$$

$$SF = PF$$

Logic output has no carry. So CF = AF = 0  
And it also has no sign SF = 0

Only ZF is PF useful.

NOT → No change in Status Flag  
Test is logical and operation no result flag

Flags for logic instruction

SF, ZF, PF shows the result  
AF undefined.

CF, OF = 0

Ques

D) Clear sign bit

i) Complement sign bit

ii) Set sign bit

iii) Test AL > 1

iv) JZ below.

v) Is AL even?

vi) Do it below

## Control Flag

TF  $\rightarrow$  Trap Flag.

Enables trapping through an on-chip debug port.

IF  $\rightarrow$  Interrupt flag.

Controls the operation of INTR.

## 8086 Feature


- ① 16-bit word
- ② 20 bit address bus
- ③ memory 1MB  $2^{20}$
- ④ support 64x I/O Port
- ⑤ 16 bit register
- ⑥ has multiplexed address AD<sub>0</sub> - AD<sub>15</sub> and ~~AD<sub>16</sub> - AD<sub>31</sub>~~
- ⑦ designed to operate 2 modes, Minimum and Maximum mode
- ⑧ require +5V Power.
- ⑨ 40 pin dual line package
- ⑩ Address Range 00000H to FFFFFH

(13)

Main procedure is the main procedure vs the entry point of execution. It doesn't need explicit Ret statement. The OS emulator handles program termination when main procedure complete.

Call saves the return Address and Ret Register.

Before Call



Passing of Return Address

return Address

Jump Label

Intn seq

Ret seq

- | Relative Addressing modes used for conditional and unconditional jump. Offset can be positive, negative | Jump Label                   |
|---|------------------------------|
| ① Address within same segment   | ① between different segments |
| ② Reaches within 16 bit   | ② crosses 20 bit             |
| ③ Short & near jump   | ④ Far jump calls             |

Relative Addressing modes used for conditional and unconditional jump. Offset can be positive, negative