



Memory


21

Bit
second
register
carry
seg
address

(E)
Eu



1



BZU: Bus interface Unit handle the transaction of Data between and address of En.

Operations

- ① Instruction fetching
- ② Calculating physical address
- ③ Read & Write memory.
- ④ Transfer instruction to 6 byte instruction queue

Elements of BZU

- ① instruction queue.
- ② IP (Instruction pointer)
- ③ Address Adder.
- ④ Segment register
 - ① Extra segment (ES)
 - ② Code segment (CS)
 - ③ Stack segment (SS)
 - ④ Data segment (DS)

EUs known as Execution Unit. It executes the fetched instruction from BIU's instruction queue.

Elements

- ① ~~Control Unit~~ ^{instruction decoder} ; decodes the instruction for queue.
- ② Control circuit ; creates operation in Eu by issuing control signals,
- ③ ALU
- ④ Register and Index/offset register, General Purpose
- ⑤ Accumulator register
- ⑥ Stack pointer
- ⑦ Base pointer
- ⑧ Destination Index
- ⑨ Base register
- ⑩ Counter "
- ⑪ Data "
- ⑫ Source index

(V) Flag register,

Operations

- ① Decode instruction from BIU
- ② Execute instruction,
- ③ Generate control signal.

(Q)

Pipelining: A technique where the processor fetches the next instruction while the current one being executed.

Benefits:

- ① As both are happening simultaneously it reduces idle time.
- ② BIU fetches and store them into queue
- ③ For execute instruction

Drawbacks

① As pipeline technique queue the Data when Branching / Jump comes it fails. So make Complexity, queue must be dumped and reload starting.

③

The MP acts as Brain of Computer because it Controls and Perform Computation, Process Data and Manage tasks. The 8086 is Part of x86 family, a widely used Processor architecture.

(4)

The area of square.

• Mode small

- Stack 100M

- Data

SIDE DB 5

Area DB ②

- Code

• Main PROC.

Mov Ax, @Data

Mov Ds, Ax

Mov Ax, Side.

Mul , Side | Square = a²

Mov Area, Ax

Ent: mov ah, 4ch

int 21h main endP

end main

(3)

Aux is used for Arithmetical operation we multiply or dividing, add, sub \rightarrow whole number,
(called words, 16 bit)

If multiply 2 number one number will be stored in Ax register.

Ak \rightarrow Used for operation involve small number less than 8 bit

Am \rightarrow Used for large numbers

Dx: Dx is used when a result is bigger than a single register can hold,
(more than 16 bit)

If a multiplication / div result is too big
it'll go to Ax but if Ax overflows it'll
go to Dx

Dx also holds a part of address.

Dh → higher data than 8bit

DL → 8bit or lower data

Div: Divided in Dx, Ax we use Dx for
Remainder.

Flag affected

CF, OF, ZF, SF

Process of dividing memory into logical blocks is called segment



Q

Segmentation: Is a process of dividing total memory into smaller logical segments to simplify memory management & improve efficiency. Each seg. has a base address and an offset.

Benefits:

- ① increases modularity & ease of programming
- ② facilitates multitasking by isolating proc.
- ③ enable efficient use of memory by overlapping segments (faster access & execution)

Example

Total memory = 1mb. = 1024 KB

Segment size = 64 KB

$$\text{Number of segments} = \frac{\text{Total memory}}{\text{Segment size}}$$
$$= \frac{1024}{64} = 16$$

Total 16 seg possible

(B)

20 bit address bus, 16 bit memory bus,

8086 has a 16-bit data bus ($D_0 - D_{15}$) but access memory organized as 8-bit words. ($D_0 - D_7$) and address bus to 20 bit to handle this 8086 uses 2 memory banks. Each bank size 512KB


① Even Addresses: The lower 8 bit ($D_0 - D_7$) are accessed through the even memory bank

② Odd Addresses: The upper 8 bit ($D_8 - D_{15}$) accessed through odd bank

⇒ BHE (Bus ^{high} enable) activates odd memory bank

⇒ A_0 (Address Line 0) identifies the specific byte (low or high)

when both one or 16 bit can be accessed,



The data must be aligned to access, misaligned address can't be accessed at once, because

BME	A ₀	→ Both active
0	1	→ ODD active
0	0	→ even active
1	1	→ no operation

Advantages of memory bank concepts

- ① Enables simultaneous access to 2 bytes, improving speed.
- ② Fully utilizes the 16-bit data bus.

Ques.

Given,

$$AL = 95H$$

$$= 1001\ 0101$$

$$BL = 0FH$$

$$= 0000\ 1111$$

① Inc AL

$$1001\ 0101$$

$$+ 1$$

$$1001\ 0110$$

$$AF = OF = 0$$

$$CF = 0$$

$$SF = 1$$

$$ZF = 0$$

$$PF = 1$$

(ii) Neg AL

$$A1 = 1001 \quad 0110$$

$$\text{Not } A1 = 0110 \quad 1001 \rightarrow \text{As cmp}$$

$$\begin{array}{r} \text{2s Comp} \\ = \end{array} \begin{array}{r} +1 \\ 0110 \quad 1010 \end{array}$$

$$CF = 0, ZF = 0, PF = 1$$

$$AF, OF = 0, SF = 0$$

(iii) moving AL, BL \rightarrow No flag affected

(iv) ADD A1, B2

$$AL = \del{0110} \quad 0000 \quad 1111$$

$$BL = \quad \cdot 0110 \quad 1010$$

$$\begin{array}{r} AL = 0110 \quad 1111 \\ \hline \end{array}$$

$$1111 \quad 0000 =$$

(v) AND AL > 01M

$$AL = 0110 \quad 1111 \quad 1001$$

$$0000 \quad 0001$$

$$\begin{array}{r} 0000 \quad 0001 \\ \hline \end{array}$$

$$1001$$

All flags = 0

(10)

i) $\text{Mov } \underline{\text{Ax}}, \underline{\text{Bx}}$ | All Bx is DS segment

Given,

$$\text{DS} = 95\text{H}$$

P

As Both Ax and Bx is register so the Addressing Mod is register addressing mod. PA is not possible.

ii)

$\text{ADD } \underline{\text{Ax}}, [\underline{\text{Bx}}]$

The a ~~reg~~ Register Indirect Addressing mode.

$$\begin{aligned}\text{PA} &= (\text{Seg} + 10\text{h}) + \text{offset} \\ &= (95\text{H} \times 10\text{h}) + 0098\text{H} \\ &= 9E8\end{aligned}$$

Codes

Jumps from

(iii) $\text{Jmp } L$

Relative

~~Direct~~ Addressing mode is used, because jump directly to L.

$$\begin{aligned} PA &= (2344H \times 10h) + 9 \\ &= 23449h. \end{aligned}$$

(iv) Nop

is from Implied Addressing mode,
no physical address.

(v) $\text{Mov } Ax, A[Bx] [SI]$

It's a 2D array on Based-Indexed Addressing mode.

$$PA = 95H \times 10h + (0098H + 0066H +)$$

$$= 18F6H + (10H \times 14H)$$

Q) MOV AX, A[BX][SI]

SAR SHR


- (i) Unsigned num
- (ii) msb preserved
- (iii) Acumatic logical
75

SAR

- 101 Signed num
- (ii) msb = 0
- Logical shift Acumatic
-53

II

In 8086 Processor SHL and SAL instruction
Perform same operation



SHL

- (i) Shift Left

SAL


- (ii) Used for Unsigned number
- (iii) Shift Arithmetic Left
- Signed number

III


① SAR
ROL DL, 1

$$DL = 95H$$


$$= 1001 \dots 001$$




1st step



② SAR ~~DL, 1~~ ROL DL, 1



1st
Step



(M)

MOV CL, 2

DL = 1001 0101

RCR DL, CL

RCR DL, 2

CF

1	0	0	1	0	1	0	1
---	---	---	---	---	---	---	---

2

2	1	0	0	1	1	0	1	0	→ 1
---	---	---	---	---	---	---	---	---	-----

0	2	1	1	0	0	1	1	0	1	0	→ 0
---	---	---	---	---	---	---	---	---	---	---	-----

Same

- model Small

- Stack look

- Code:

~~push~~ msg db "Good Luck!"

Letter db "a\$"

Main PROC

mov ah, @data

mov ds, ax

mov ah, 1

int 21h

~~pop~~ Sub al, 30h

mov dl, al

Convert a character to
number Sub. Bch, "0"

mov ah, 9 msg
lea dx, letter

int 21h

Shows good mark

mov ah, 9
lea dx, letter

First code.

Neg dl

2s comp = Neg.

1st way without sub

```
mov al, 5  
mov bl, 3  
not bl ; 1st complement  
Add bl, 1 ; 2s complement  
Add A1, bl ( $A + (-b)$ )
```

W/ sub with neg

```
mov al, 5  
mov bl, 3  
Neg bl ( $2^8 - b$ ) = Neg b  
Add A1, bl
```

12

• model small

• Stack 100h

• Code

msg db "Have a good day!"

ret db "AS"

Main PROC

mov ax, @data

mov ds, ax

mov ah, 1

①

int 21h

mov dl, al

mov ah, 9

②

lea dx, msg

int 21h

mov ah, 9

lea dx, ret

③

int 21h

mov AL, 5

Neg AL ④

mov ah, 1

int 13h

sub AL, '0'

mov dl, AL

Out: mov ah, 4ch

int 21h

main endp

end main.

Q


Q3

Main procedure is the entry point of execution, it doesn't need explicit RET statement. The OS/emulator handles programme termination when main procedure complete. CALL saves the return address and RET restores it.


main Proc

CALL Name:
→ 0012

Before call




After call



Pushed IP in stack

After Ret



The IP (0012) has been popped from stack

Q4

b)

Suppose $AL = \begin{smallmatrix} 1 & 0 & 0 & 1 \\ 0 & 0 & 1 \end{smallmatrix}$

Clear bit 1, 5, 7, mask = 0000

$$AL = \begin{smallmatrix} 1 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 \end{smallmatrix} \xrightarrow{\text{mask}} \begin{smallmatrix} 0 & 0 & 0 & 1 \\ 0 & 1 & 0 & 1 \end{smallmatrix}$$

AND AL, 15H

⑪ Set bit Q9,6

$$AL = \begin{array}{r} 100 \\ 0101 \end{array}$$

$$\text{mask} = \begin{array}{rr} 0101 & 0001 (+) \end{array}$$

$$\overbrace{\hspace{10em}}^{11010101} \rightarrow 05$$

OR
mov AL, 0D5

$$\begin{array}{r} \text{NOT} \\ \overline{11} = 0 \\ 00 = 0 \end{array}$$

Complement bit L3,5

$$AL = \begin{array}{r} 1001 \\ 010 \end{array}$$

$$\text{mask} \quad \overbrace{\hspace{10em}}^{00111111} = 3F$$

MOV NOR AL, 3F

Complement bit = 10010101 NOT

$$\overbrace{\hspace{10em}}^{01101010}$$

Not B2

⑫ Test LSB of BL

$$\begin{array}{r} 1001 \\ 0000 \\ \hline 0001 \end{array}$$

Test AL

⑬

Small model

Stack loop

Code

msg db "Invalid \$"

main Proc.

mov ah, 1
int 21h

cmp AL, 'A'
JB Not -1

Case Proc:

ADD AL, 20h
mov B2, AL

(17)

① CMP AL, [BX]

Here source is memory. So its register indirect Addressing mode.

$$\begin{aligned} \text{PA} &= \text{seg} \times 10h + \text{offset} \\ &= (0124h \times 10h) + 0567 \\ &= \cancel{1807h} \Rightarrow 17A7 \end{aligned}$$

② Sub Ax, Dx

Both Destination and source is register so its register Addressing mode

No physical Address,

③ MOV AX, A [SI]

Its Indirect Addressing mode

$$\begin{aligned} \text{PA} &= 0124 \times 10h + (456h + 9h) \\ &= 169F \end{aligned}$$

(19)

IV) $\text{mov } A \leftarrow [DI]$

Index Addressing mode

$$\begin{aligned} PA &= 0124h * 10h + (0378h) \\ &= 15B8 \end{aligned}$$

V) CALL Sum

Relative Addressing mode

$$\begin{aligned} PA &= Seg + Roh + off \\ &= 0678h * 10 + 89h \\ &= 6809h \end{aligned}$$

VI) Implied Addressing mode

No PA

VII) IN AL, DI

I/O Addressing mode

 $\text{mov AL, } A [BX] \{SI\}$

Based Index Addr

$$\begin{aligned} off &= 0124 * 10h + (567 + 456) + 9 \\ &= 1BFD \end{aligned}$$

② $AL = 95M$

$$= 1001 \quad 0101$$

③ Clear LSB of AL

$$\begin{array}{r} 1001 \quad 0101 \\ 1001 \quad 0101 \\ \hline 1001 \end{array}$$

AND AL, 95h

④ Set MSB of AL

$$AL =$$

OR AL