Sistemas Digitales Sistemas Secuenciales

Flip-Flop SR




Tabla de verdad

(nunca puede haber S&R, the effects of S or R being true persist when returning to the initial state)

S	R	Q	Q	
0	0			(initial state)
1	0	1	0	
0	1	0	1	
1	1	0	0	(ungodly, now a race condition)

Versión NAND




Tabla de verdad

S	R	Q	Q	
0	0	1	1	(now this ones illegal)
1	0	1	0	
0	1	0	1	
1	1			(now this ones then initial state)


Flip-Flop JK

Jt	K _t	Q_{t+1}	
0	0	Qt	(La salida se mantiene igual al siguiente ciclo)
0	1	0	
	_		

(La salida se invierte al siguiente ciclo)



Diagrama de tiempo



Flip-Flop D -

$$\begin{array}{c|cccc}
D & Q_{t+1} \\
\hline
0 & 0 \\
1 & 1
\end{array}$$

Flip-Flop T -

$$\begin{array}{ccccc}
T & Q_{t+1} \\
\hline
0 & Q \\
1 & \bar{Q}
\end{array}$$