# CSED311 Lab4-1: Pipelined CPU w/o control flow instructions

#### **Yunseon Shin**

ysshin@postech.ac.kr

Contact the TAs at <a href="mailto:csed311-ta@postech.ac.kr">csed311-ta@postech.ac.kr</a>



#### **Contents**

Objectives

■ Pipelined CPU without control flow instructions

■ Data Hazard

Assignment


## **Objectives**

- Understand and implement a pipelined CPU
- First implement a pipelined CPU without control flows



#### Lab schedule


- You will be implementing a pipelined CPU without control flow instruction support
  - Control flow instructions will be implemented in Lab 4-2





## **Pipelined CPU**


■ Increase throughput through better HW utilization





## Datapath (w/o control flow instrs.)

- You don't have to implement control flow instructions now
  - E.g., JAL, BEQ, ...





## **Update pipeline registers**

- You need to understand how pipeline registers work
  - Pipeline registers are updated at rising edge of the clock

```
reg IF_ID_inst;
reg ID EX alu op:
reg ID_EX_alu_src;
reg ID EX mem write;
reg ID EX mem read;
reg ID_EX_mem_to_reg;
reg ID_EX_reg_write;
reg ID_EX_rs1_data;
reg ID_EX_rs2_data;
reg ID_EX_imm;
reg ID EX ALU ctrl unit input;
reg ID_EX_rd;
reg EX MEM mem write;
reg EX MEM mem read:
reg EX_MEM_is_branch;
reg EX MEM mem to reg;
reg EX_MEM_reg_write;
reg EX MEM alu out;
reg EX MEM dmem data;
reg EX_MEM_rd;
reg MEM_WB_mem_to_reg;
reg MEM_WB_reg_write;
reg MEM_WB_mem_to_reg_src_1;
reg MEM WB mem to reg src 2;
```

```
// Update ID/EX pipeline registers here
always @(posedge clk) begin
  if (reset) begin
  end
  else begin
  end
  end
  end
  end
```




#### Hazard

- Your implementation should properly resolve:
  - Data hazard
  - Structural hazard
    - We do not append hardware modules to resolve structural hazard
  - Control hazard
    - We do not implement branch instructions now




#### **Data hazard**

You need to detect when the data hazard occurs



#### **Data hazard**


■ To stall the pipeline, you need to prevent any architectural state update by NOP(s)






## **Data forwarding**

■ To reduce stalls, you can also implement data forwarding (extra credit)








## **Handling ECALL instruction**


■ How to halt CPU?





## **Handling ECALL instruction**


You need to pipeline the halt signal






## **Handling ECALL instruction**

- Hazard and forwarding
  - Also, data hazard should be handled properly by stalls or data forwarding





CC 8

CC9

-20



<executed code>

addi x17, x0, 10

ecall

### **Submission**

- Implementation (Deadline: 4/30 9:00 am)
  - 5-stage pipelined CPU
    - Data hazard
      - Stall (no extra credit)
      - Data forwarding (extra credit +10)
    - You don't have to handle control hazard
      - Control flow instructions will not be used in this implementation
  - You need to follow the rules described in lab\_guide.pdf
  - Do not modify these files: top.v, RegisterFile.v, DataMemory.v, and InstMemory.v



### **Submission**

- Report (Deadline: 4/30 23:59)
  - How does your pipelined CPU work?
  - Compare total cycles between the single cycle and pipeliend CPU
    - Non-control flow input file
  - How to implement hazard detection?
    - When detected?
  - How to implement data forwarding?
    - When forwarded?



#### Submission

- File format
  - \_ .zip file name: Lab4\_{team\_num}\_{student1\_id}\_{student2\_id}.zip
  - Contents of the zip file (only \*.v):
    - cpu.v
    - ...
    - Do not include top.v, DataMemory.v, InstMemory.v, and RegisterFile.v

#### ETC.

■ In this lab, even if the same register is read from and written to at the same cycle, the internal forwarding mentioned in the textbook is not needed, because the write is done first at the at the negative edge.



## **Questions?**