

Verification Continuum™

**VC Verification IP**

**JTAG**

**UVM User Guide**

---

Version Q-2020.06, June 2020

# Copyright Notice and Proprietary Information

© 2020 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

## Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

## Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

## Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at <https://www.synopsys.com/company/legal/trademarks-brands.html>.

All other product or company names may be trademarks of their respective owners.

## Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

## Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

[www.synopsys.com](http://www.synopsys.com)

# Contents

Contents .....	3
Chapter	
Preface .....	5
1.1 About This Guide .....	5
1.2 Guide Organization .....	5
1.3 Web Resources .....	5
1.4 Customer Support .....	6
Chapter 1	
Introduction .....	7
1.1 Product Overview .....	7
1.2 Simulator Support .....	8
1.3 Methodology Features .....	8
1.4 JTAG Feature Support .....	8
1.5 JTAG Specification .....	8
Chapter 2	
Installation and Setup .....	11
2.1 Verifying Hardware Requirements .....	12
2.2 Verifying Software Requirements .....	12
2.2.1 Platform/OS and Simulator Software .....	12
2.2.2 SCL Software .....	12
2.2.3 Third-Party Software .....	12
2.3 Preparing for Installation .....	12
2.4 Downloading and Installing .....	13
2.4.1 Downloading From EST (Download Center) .....	13
2.4.2 Downloading Using FTP With a Web Browser .....	15
2.5 Setting Up a New VIP .....	15
2.6 Installing and Setting Up More Than One VIP Protocol Suite .....	16
2.7 Updating an Existing Model .....	17
2.8 Including and Importing Model Files Into Your Testbench .....	17
2.9 Compile-Time and Runtime Options .....	18
2.10 Licensing Information .....	19
2.10.1 License Polling .....	19
2.10.2 Simulation License Suspension .....	19
2.10.3 Simulation Modes .....	19
2.11 Environment Variable and Path Settings .....	20
2.12 Determining Your Model Version .....	21
2.13 Integrating a JTAG Verification IP Into Your Testbench .....	21

2.13.1 Creating a Testbench Design Directory .....	21
2.13.2 The dw_vip_setup Utility .....	22
Chapter 3	
General Concepts .....	27
3.1 JTAG VIP in a UVM Environment .....	27
3.2 JTAG VIP Programming Interface .....	28
3.2.1 Configuration Objects .....	28
3.2.2 Sequence Items .....	29
3.2.3 Analysis Port .....	30
3.2.4 Callbacks .....	30
3.2.5 Tiered Messaging .....	30
3.2.6 Coverage .....	31
3.3 Interfaces and Modports .....	32
3.4 More on Constraints .....	33
Chapter 4	
Getting Started Example .....	37
4.1 Installing the Basic Example .....	37
4.2 Running the Basic Example .....	38
4.2.1 Running the Example with +incdir+ .....	38
4.2.2 Getting Help on Example Run/make Scripts .....	39
Chapter 5	
VIP Tools .....	41
5.1 Using Native Protocol Analyzer for Debugging .....	41
5.1.1 Introduction .....	41
5.1.2 Prerequisites .....	41
5.1.3 Invoking Protocol Analyzer .....	42
5.1.4 Documentation .....	42
Appendix A	
Reporting Problems .....	43
A.1 Introduction .....	43
A.2 Debug Automation .....	43
A.3 Enabling and Specifying Debug Automation Features .....	43
A.4 Debug Automation Outputs .....	45
A.5 FSDb File Generation .....	46
A.5.1 VCS .....	46
A.5.2 Questa .....	46
A.5.3 Incisive .....	46
A.6 Initial Customer Information .....	46
A.7 Sending Debug Information to Synopsys .....	46
A.8 Limitations .....	47

# Preface

---

## 1.1 About This Guide

This guide contains installation, setup, and usage material for SystemVerilog users of the JTAG Universal Verification Methodology (UVM) Verification IP and for design or verification engineers who want to verify JTAG operations using a UVM testbench written in SystemVerilog. Readers are assumed to be familiar with JTAG, Object-Oriented Programming (OOP), SystemVerilog, and UVM techniques.

## 1.2 Guide Organization

The chapters of this guide are organized as follows:

Chapter 1, “[Introduction](#)”, introduces VC VIP for JTAG and its features.

Chapter 2, “[Installation and Setup](#)”, describes system requirements and provides instructions on how to install, configure, and begin using VC VIP for JTAG.

Chapter 3, “[General Concepts](#)”, introduces JTAG VIP within a UVM environment and describes data objects and components that comprise the VIP.

Chapter 4, “[Getting Started Example](#)”, shows how to install and run a getting started example.

Chapter 5, [VIP Tools](#), provides useful information that can help you troubleshoot common issues that you may encounter while using the JTAG VIP.

Chapter A, “[Reporting Problems](#)”, outlines the process for working through and reporting VC VIP for JTAG issues.

## 1.3 Web Resources

- ❖ Documentation through SolvNetPlus: <https://solvnetplus.synopsys.com> (Synopsys password required)
- ❖ Synopsys Common Licensing (SCL): <http://www.synopsys.com/keys>

## 1.4 Customer Support

For Customer Support, perform any of the following tasks:

- ❖ Go to <https://solvnetsynopsys.com> and open a case.  
Enter the information according to your environment and your issue.
- ❖ Send an e-mail message to [support\\_center@synopsys.com](mailto:support_center@synopsys.com)
  - ◆ Include the Product name, Sub Product name, and Product version for which you want to register the problem.
- ❖ Telephone your local support center:
  - ◇ North America:  
Call 1-800-245-8005 from 7 AM to 5:30 PM Pacific time, Monday through Friday
  - ◇ All other countries:  
[http://www.synopsys.com/support/support\\_ctr](http://www.synopsys.com/support/support_ctr)

## 1

# Introduction

---

VC VIP for JTAG supports the verification of SOC designs that include interfaces implementing Verification IP specifications. This document describes the use of the VIP in testbenches that comply with the SystemVerilog UVM. This approach leverages advanced verification technologies and tools that provide the following features:

- ◆ Protocol functionality and abstraction
- ◆ Constrained random verification
- ◆ Functional coverage
- ◆ Rapid creation of complex tests
- ◆ Proven testbench architecture that provides maximum reuse, scalability, and modularity
- ◆ Proven verification approach and methodology
- ◆ Transaction-level and self-checking tests
- ◆ Object-oriented interface that allows OOP techniques

This chapter consists of the following sections:

- ◆ [Product Overview](#)
- ◆ [Simulator Support](#)
- ◆ [Methodology Features](#)
- ◆ [JTAG Feature Support](#)
- ◆ [JTAG Specification](#)

This document assumes that you are familiar with JTAG, OOP, SystemVerilog, and UVM.

## 1.1 Product Overview

JTAG VIP is a suite of UVM-based verification components that are compatible for use with SystemVerilog-compliant testbenches. JTAG VIP suite simulates Verification IP transactions through active agents, as defined by Verification IP specifications. The suite provides a Verification IP agent that contains a TxRx component and a monitor component along with the handles to activity ports.

After instantiating the agent, you can select and combine active and passive modes of the agent to create an environment that verifies Verification IP features in the DUT. The Verification IP agent supports all the functionalities normally associated with active and passive UVM components, including the creation of transactions, checking and reporting protocol correctness, and transaction logging.

## 1.2 Simulator Support

JTAG VIP supports the following language and simulator:

- ◆ Language: SystemVerilog
- ◆ Simulators: VCS, NCV, and MTI

## 1.3 Methodology Features

JTAG VIP currently supports the following methodology features:

- ◆ IP organized as an agent, which includes a TxRx component.
- ◆ Analysis ports for connecting to the scoreboard or any other component
- ◆ Callbacks

## 1.4 JTAG Feature Support

JTAG VIP supports the following protocol-related features:

You can configure JTAG VIP in any of the following 2 modes:

- ◆ [JTAG Driver](#)
- ◆ [JTAG Controller](#)

### JTAG Driver

Following are the JTAG VIP features in Driver mode:

- ◆ Supports IR scan operations for Instruction register Read/Write of user-configurable size.
- ◆ Supports DR scan operations for Data register Read/Write of user-configurable size.
- ◆ Supports programmable clock frequency of operation.
- ◆ SVF command support with command types — ENDDR, ENDIR, SDR, SIR, STATE, RESET, FREQUENCY, and RUNTEST.

### JTAG Controller

Following are the JTAG VIP features in Controller mode:

- ◆ Configurable instruction-register width and data-register width of programmable number of bits. You can configure all data-register width dynamically.
- ◆ Support for user-defined instructions.
- ◆ Support for user-defined data registers.
- ◆ Provision to get the current state of Test Access Port (TAP) finite state machine.

## 1.5 JTAG Specification

JTAG VIP supports the following JTAG standard specification:





- ◆ IEEE Std 1149.1-2001



# 2

## Installation and Setup

---

This chapter leads you through the installing and setting up JTAG VIP. After completing this checklist, the provided example testbench will be operational and JTAG VIP will be ready to use.

This chapter consists of the following major steps:

- ❖ [Verifying Hardware Requirements](#)
- ❖ [Verifying Software Requirements](#)
- ❖ [Preparing for Installation](#)
- ❖ [Downloading and Installing](#)
- ❖ [Setting Up a New VIP](#)
- ❖ [Installing and Setting Up More Than One VIP Protocol Suite](#)
- ❖ [Updating an Existing Model](#)
- ❖ [Including and Importing Model Files Into Your Testbench](#)
- ❖ [Compile-Time and Runtime Options](#)
- ❖ [Licensing Information](#)
- ❖ [Environment Variable and Path Settings](#)
- ❖ [Determining Your Model Version](#)
- ❖ [Integrating a JTAG Verification IP Into Your Testbench](#)

## 2.1 Verifying Hardware Requirements

JTAG VIP requires the following configuration for Solaris or Linux workstation:

- ◆ 400 MB available disk space for installation
- ◆ 16 GB Virtual memory (recommended)

## 2.2 Verifying Software Requirements

JTAG VIP is qualified for use with the certain versions of platforms and simulators. This section lists the software required by JTAG VIP and consists of the following subsections:

- ◆ [Platform/OS and Simulator Software](#)
- ◆ [SCL Software](#)
- ◆ [Third-Party Software](#)

### 2.2.1 Platform/OS and Simulator Software

**Platform/OS and VCS:** You need the versions of your platform/OS and simulator that have been qualified for use. For more details, refer [JTAG VIP Release Notes](#).

### 2.2.2 SCL Software

Synopsys Common Licensing (SCL) software provides the licensing function for JTAG VIP. For details on acquiring SCL software, see the installation instructions in [Licensing Information](#).

### 2.2.3 Third-Party Software

Following is the list of other third-party software:

- ◆ **Adobe Acrobat:** JTAG VIP documents are available in Acrobat PDF files. Adobe Acrobat Reader is available for free from <http://www.adobe.com>.
- ◆ **HTML Browser:** JTAG VIP includes a class-reference documentation in HTML that supports the following browser/platform combinations:
  - ◆ Microsoft Internet Explorer 6.0 or later (Windows)
  - ◆ Firefox 1.0 or later (Windows and Linux)
  - ◆ Netscape 7.x (Windows and Linux)

## 2.3 Preparing for Installation

Perform the following steps to prepare for installation:

- Set `DESIGNWARE_HOME` to the absolute path where JTAG VIP is to be installed:  

```
setenv DESIGNWARE_HOME absolute_path_to_designware_home
```
- Ensure that your environment and `PATH` variables are set correctly, including the following:
  - ◆ `DESIGNWARE_HOME/bin` – The absolute path as described in the previous step.
  - ◆ `LM_LICENSE_FILE` – The absolute path to a file that contains the license keys for your third-party tools. Also, include the absolute path to the third-party executable in your `PATH` variable.

```
% setenv LM_LICENSE_FILE <my_license_file|port@host>
```

✧ SNPSLMD\_LICENSE\_FILE - The absolute path to a file that contains the license keys for Vera and the SCL software or the port@host reference to this file.

```
% setenv SNPSLMD_LICENSE_FILE $LM_LICENSE_FILE
```

✧ DW\_LICENSE\_FILE - The absolute path to a file that contains the license keys for the VIP product software or the port@host reference to this file.

```
% setenv DW_LICENSE_FILE <my_VIP_license_file|port@host>
```

## 2.4 Downloading and Installing

You can download software from the Download center using either HTTPS or FTP, or with a command-line FTP session. If you do not know your Synopsys SolvNet password or you do not remember it, go to <http://solvnet.synopsys.com>.

You require the passive mode of FTP. The passive command toggles between the passive and active mode. If your FTP utility does not support the passive mode, use HTTP. For additional information, refer to the following web page:

[https://www.synopsys.com/apps/protected/support/EST-FTP\\_Accelerator\\_Help\\_Page.html](https://www.synopsys.com/apps/protected/support/EST-FTP_Accelerator_Help_Page.html)



### Attention

The Electronic Software Transfer (EST) system only displays products that your site is entitled to download. If the product you are looking for is not available, contact [est-ext@synopsys.com](mailto:est-ext@synopsys.com).

This section consists of the following subsections:

- ✧ [Downloading From EST \(Download Center\)](#)
- ✧ [Downloading Using FTP With a Web Browser](#)

### 2.4.1 Downloading From EST (Download Center)

Perform the following steps to download from the EST system:

- a. Point your web browser to <http://solvnet.synopsys.com>.
- b. Enter your Synopsys SolvNet Username and Password.
- c. Click the Sign In button.
- d. Make the following selections on SolvNet to download the .run file of the VIP (See [Figure 2-1](#)).
  - i. Downloads tab
  - ii. VC VIP Library product releases
  - iii. <release\_version>
  - iv. Download Here button
  - v. Yes, I Agree to the Above Terms button
  - vi. Download .run file for the VIP

Figure 2-1 SolvNet Selections for the VIP Download

The figure illustrates the steps to download the Synopsys VIP from SolvNet. It shows the navigation to the Downloads section, selecting the correct version (J-2014.06), agreeing to the terms, and finally clicking the 'Download Here' button. An example of the resulting download file, `vip_amba_svt_2.45a.run`, is provided.

- e. Set the `DESIGNWARE_HOME` environment variable to a path where you want to install the VIP.
 

```
% setenv DESIGNWARE_HOME VIP_installation_path
```
- f. Execute the `.run` file by invoking its filename. The VIP is unpacked and all files and directories are installed under the path specified by the `DESIGNWARE_HOME` environment variable. The `.run` file can be executed from any directory. The important step is to set the `DESIGNWARE_HOME` environment variable before executing the `.run` file.

## 2.4.2 Downloading Using FTP With a Web Browser

Follow [Step a](#) to [Step e](#) of [Section 2.4.1](#) and then perform the following steps:

- Click the **Download via FTP** link instead of the **Download Here** button.
- Click the **Click Here To Download** button.
- Select the file(s) that you want to download.
- Follow browser prompts to select a destination location.

## 2.5 Setting Up a New VIP

Once you have installed the VIP, you must set up the VIP for use. All VIP suites contain various components such as transceivers, masters, slaves, and monitors depending on a protocol. The setup process gathers all the required component files you need to incorporate into your testbench and simulation runs.

You have the choice to set up all of them or only specific components. For example, JTAG VIP contains the following components:

- ♦ `jtag_agent_svt`: This is the VIP agent model, which encapsulates a sequencer, a driver, and a monitor.
- ♦ `jtag_txrx_svt`: This is the VIP agent driver or receiver model.

You can set up either an individual component or the entire set of components within one protocol suite. Use the Synopsys tool, namely `dw_vip_setup`, for these tasks. It resides in `$DESIGNWARE_HOME/bin`.

To get help on `dw_vip_setup`, use the following command:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup --help
```

To set up a model component, `jtag_agent_svt`, to the `design_dir` directory, use the following command:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir -add jtag_agent_svt -svlog
```

To set up an entire set of components to the `design_dir` directory, use the following command:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir -add jtag_agent_svt -add  
jtag_txrx_svt -svlog
```

or

```
%%$DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir -add -model_list  
<input_file_containing_models_one_per_line> -svlog  
For example, %%$DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir -add -model_list  
<file_name> -svlog
```

```
cat <file_name>:  
jtag_agent_svt  
jtag_txrx_svt
```

This command sets up all required files in `/tmp/design_dir`. The `dw_vip_setup` utility creates e directories in `design_dir`, which contain all necessary model files. The following three directories include files for every VIP:

- ◆ **examples:** Each VIP includes example testbenches. The `dw_vip_setup` utility adds them in this directory, along with a script for simulation. If an example testbench is specified on the command line, this directory contains all files required for model, suite, and system testbenches.
- ◆ **include:** Language-specific include files that contain critical information for Synopsys models. The `include/sverilog` directory and the `include/verilog` directory are specified in simulator commands to locate model files.
- ◆ **src:** Synopsys-specific include files. The `src/sverilog/vcs` directory and the `src/verilog/vcs` directory must be included in the simulator command to locate model files.



**Note** Some components are “top level” and they set up the entire suite. You have the choice to set up the entire suite, or just one component such as a monitor.

There must be only one `design_dir` installation per simulation, regardless of the number of VC Verification and Implementation IPs you have in your project. It is recommended not to create this directory in `$DESIGNWARE_HOME`.

## 2.6 Installing and Setting Up More Than One VIP Protocol Suite

All VIPs for a project must be set up in a single common directory once you execute the `*.run` file. You may have different projects. In this case, the projects can use their own VIP setup directory. However, all the VIPs used by that specific project must reside in a common directory.

The examples in this chapter call that directory as `design_dir`, but you can use any name. In this example, assume you have the AXI-suite setup in the `design_dir` directory. In addition to the AXI VIP, you require JTAG and USB VIP suites.

First, follow the previous instructions on downloading and installing JTAG VIP and USB suites.

Once installed, you must set up and locate JTAG and USB suites in the same `design_dir` location as AMBA. Use the following commands:

```
// First install AXI.
%unix> $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir
-add axi_system_env_svt -svlog
//Add JTAG to the same design_dir directory as AXI.
%unix> $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir
-add jtag_agent_svt jtag_txxr_svt -svlog
// Add USB to the same design_dir directory as AMBA and JTAG
%unix> $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir
-add usb_system_env_svt -svlog
```

To specify other model names, see the VIP documentation.

By default, all VIPs use the latest installed version of SVT. Synopsys maintains backward compatibility with the previous versions of SVT. As a result, you may mix and match models using the previous versions of SVT.

Note, if you participate in an Early Adopter (EA) program, you may get a VIP which brings along a newer SVT version than what is currently installed. In this case, note the following after you set up the EA version of the model:

- ◆ All installed VIP models use the EA SVT after the EA VIP is installed.
- ◆ Synopsys attempts to maintain backward compatibility of new EA SVT releases with the latest LCA VIPs.



- ◆ In the case, where the EA SVT changes are not backward incompatible, you can use the `-svt` option of `dw_vip_setup` to use a specific version of SVT.
- ◆ Synopsys does not recommend you to use the `-svt` option as you must remember to remove this when all VIPs move to a compatible version of SVT. Use `-svt` as a workaround only.

Following is an example of using the `-svt` switch:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/vip_model_design_dir -add  
amba_system_env_svt svlog -svt 2.10a
```

## 2.7 Updating an Existing Model

To add an update an existing model, perform the following steps:

- Install the model to the same location as your other VIPs by setting the `$DESIGNWARE_HOME` environment variable.
- Issue the following command using `design_dir` as the location for your project directory:

```
%unix> $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir  
-add jtag_agent_svt -add jtag_txrx_svt -svlog
```

You can also update your `design_dir` by specifying the version number of the model. Use the following command for the same:

```
%unix> dw_vip_setup -path design_dir -add jtag_agent_svt -add jtag_txrx_svt -v  
Q-2020.06
```

## 2.8 Including and Importing Model Files Into Your Testbench

Once you set up models, you must include and import various files into your top testbench files to use the VIP. The code snippet of the includes and imports for JTAG VIP is as follows:

```
/* include uvm package before VIP includes, If not included elsewhere*/  
'include "uvm_pkg.sv"  
  
/* include AXI, AHB, and APB VIP interface */  
'include "svt_ahb_if.svi"  
'include "svt_axi_if.svi"  
'include "svt_apb_if.svi"  
  
/** Include JTAG interface*/  
'include "svt_jtag_if.svi"  
  
/** Include the AMBA SVT UVM package */  
'include "svt_amba.uvm.pkg"  
  
/** Include JTAG SV UVM package */  
'include "svt_jtag.uvm.pkg"  
  
/** Import UVM Package */  
import uvm_pkg::*;  
  
/** Import the SVT UVM Package */  
import svt_uvm_pkg::*;  
  
/** Import the AMBA VIP */  
import svt_amba_uvm_pkg::*;  
  
/** Import the JTAG SVT UVM Package*/
```

```
import svt_jtag_uvm_pkg::*;
```

You must also include various VIP directories on the simulator's command line. Add the following switches and directories to all compile scripts:

```
+incdir+<design_dir>/include/verilog
+incdir+<design_dir>/include/sverilog
+incdir+<design_dir>/src/verilog/<vendor>
+incdir+<design_dir>/src/sverilog/<vendor>
```

Supported vendors are vcs, mti, and ncx. For example:

```
+incdir+<design_dir>/src/sverilog/vcs
```

Using the previous examples, the `design_dir` directory would be `/tmp/design_dir`.

## 2.9 Compile-Time and Runtime Options

Every Synopsys example has ASCII files containing compile-time and runtime options. The examples for JTAG VIP are at the following location:

```
$DESIGNWARE_HOME/vip/svt/jtag_svt/latest/examples/sverilog/<test_name>
```

For example:

```
$DESIGNWARE_HOME/vip/svt/jtag_svt/latest/examples/sverilog/tb_jtag_svt_uvm_basic_sys
```

The following files contain the options:

- ◆ For compile-time options:

```
sim_build_options (also, vcs_build_options)
```

- ◆ For runtime options:

```
sim_run_options (also, vcs_run_options)
```

These files contain both optional and required switches. For JTAG, the following are the contents of each file, listing optional and required switches:

```
sim_build_options
Required: +define+UVM_PACKER_MAX_BYTES=1500000
Required: +define+UVM_DISABLE_AUTO_ITEM_RECORDING
Required: +define+SVT_JTAG
Required: +define+SYNOPSIS_SV
Required: +define+SVT_JTAG_MAX_DATA_WIDTH=<user-defined value> (Default is 8)
Required: +define+SVT_JTAG_MAX_INSTRUCTION_WIDTH=<user-defined value> (Default is 8)
```



### Note

`UVM_PACKER_MAX_BYTES` define needs to be set to maximum value as required by each VIP title in your testbench. For example, if VIP title 1 needs `UVM_PACKER_MAX_BYTES` to be set to 8192, and VIP title 2 needs `UVM_PACKER_MAX_BYTES` to be set to 500000, you need to set `UVM_PACKER_MAX_BYTES` to 500000.

```
vcs_build_options(VCS-specific) :
Required: -timescale=100ps/100ps
```

```
sim_run_options
Required: +UVM_TESTNAME=$scenario
```

where, `scenario` is the UVM testname you pass to a simulator.

## 2.10 Licensing Information

JTAG VIP uses Synopsys Common Licensing (SCL) software to control its usage. You can find general SCL information from the following link:

<http://www.synopsys.com/keys>

Perform the VIP License check order and feature names as per the following steps:

- ◆ VIP-JTAG-SVT
- ◆ VIP-PROTOCOL-SVT
- ◆ VIP-SOC-LIBRARY-SVT

Only one license is consumed per simulation session, irrespective of how many VIP products are instantiated in the design. Each of the above features can also be enabled by VIP Library license. For more details, see *VC VIP Library Release Notes*.

The licensing key must reside in the files that are indicated by specific environment variables. For information about setting these licensing environment variables, see [Environment Variable and Path Settings](#).

This section consists of the following sub-sections:

- ◆ [License Polling](#)
- ◆ [Simulation License Suspension](#)
- ◆ [Simulation Modes](#)

### 2.10.1 License Polling

If you request a license and none are available, License Polling allows your request to exist until a license is available instead of exiting immediately. To control License Polling, use the `DW_WAIT_LICENSE` environment variable in the following way:

- ◆ To enable License polling, set the `DW_WAIT_LICENSE` environment variable to 1.
- ◆ To disable License polling, unset the `DW_WAIT_LICENSE` environment variable. By default, license polling is disabled.

### 2.10.2 Simulation License Suspension

All the verification IP products support License suspension. The simulators that support License suspension allows the model to check-in its license token while the simulator is suspended and then checkout the license token when the simulation is resumed.



**Note**

This capability is simulator-specific; All simulators do not support license check-in during License Suspension.

### 2.10.3 Simulation Modes

JTAG VIP supports the following two defines:

- ◆ **Mandatory defines:** The following defines are mandatory to make the VIP work in the UVM mode:
  - ◆ `SVT_UVM_TECHNOLOGY`: This define makes the SVT base classes to incorporate the UVM methodology base classes.

- ✧ SVT\_JTAG: This define makes the methodology agnostic VIP to incorporate the SVT UVM base classes.
- ✧ SVT\_JTAG\_MAX\_DATA\_WIDTH: This define specifies the maximum width of data registers. You can configure the actual width of each data register through configuration class attributes, `data_width_for_*`, such as `data_width_for_device_identification_reg`.
- ✧ SVT\_JTAG\_MAX\_INSTRUCTION\_WIDTH: This define specifies the width of an instruction register.
- ◆ Optional defines: The UVM define, namely `UVM_DISABLE_AUTO_ITEM_RECORDING`, is an optional define for the VIP. By default, it is defined in the VIP defines file. Note that if you execute `start_item/finish_item` (or ``uvm_do* macro`) executed from `uvm_sequence#(REQ, RSP)`, it automatically triggers `begin_event` and `end_events` via calls to `begin_tr` and `end_tr`. While convenient, it is generally the responsibility of drivers to mark a transaction's progress during execution. To allow the driver to control sequence item timestamps, events, and recording, you must add `+define+UVM_DISABLE_AUTO_ITEM_RECORDING` when compiling the UVM package.  
Alternatively, you may use a transaction's event pool and events to define custom events for the driver to trigger and the sequences to wait on. Any in-between events such as marking the beginning of the address and data phases of the transaction execution could be implemented via the events pool.

## 2.11 Environment Variable and Path Settings

The following environment variables and path settings are required by JTAG VIP verification models:

- ✧ `DESIGNWARE_HOME`: The absolute path to where the VIP is installed.
- ✧ `DW_LICENSE_FILE`: The absolute path to file that contains the license keys for the VIP product software or the `port@host` reference to this file.
- ✧ `SNPSLMD_LICENSE_FILE`: The absolute path to file(s) that contains the license keys for Synopsys software (VIP and/or other Synopsys Software tools) or the `port@host` reference to this file.



### Note

For faster license checkout of Synopsys VIP software, ensure to place the desired license files at the front of the list of arguments to `SNPSLMD_LICENSE_FILE`.

- ✧ `LM_LICENSE_FILE`: The absolute path to a file that contains the license keys for both Synopsys software and/or your third-party tools.



### Note

You can set the Synopsys VIP License using any of the three license variables in the following order:

```
DW_LICENSE_FILE -> SNPSLMD_LICENSE_FILE -> LM_LICENSE_FILE
```

If `DW_LICENSE_FILE` environment variable is enabled, the VIP will ignore `SNPSLMD_LICENSE_FILE` and `LM_LICENSE_FILE` settings. Therefore, to get the most efficient Synopsys VIP license checkout performance, set the `DW_LICENSE_FILE` with only the License servers which contain Synopsys VIP licenses. Also, include the absolute path to the third party executable in your `PATH` variable.

## Simulator-Specific Settings

Your simulation environment and `PATH` variables must be set as required to support your simulator.

## 2.12 Determining Your Model Version

The following steps describes how to check your model version:



### Note

Verification IP products are released and versioned by the suite and not by the individual model. The version number of a model indicates the suite version.

- ◆ To determine the versions of VIP models installed in your `$DESIGNWARE_HOME` tree, use the following setup utility:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -i home
```

- ◆ To determine the versions of VIP models in your design directory, use the following setup utility:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -p design_dir_path -i design
```

## 2.13 Integrating a JTAG Verification IP Into Your Testbench

After installing the VIP, use the following procedures to set up the VIP for use in testbenches:


- ◆ [Creating a Testbench Design Directory](#)
- ◆ [The `dw\_vip\_setup` Utility](#)

### 2.13.1 Creating a Testbench Design Directory

A design directory contains a version of the VIP that is set up and ready to use in a testbench. The `dw_vip_setup` utility is used to create the design directories. For more information on `dw_vip_setup`, see [The `dw\_vip\_setup` Utility](#).

A design directory gives you the control over the version of VIP in your testbench as it is isolated from the `DESIGNWARE_HOME` installation. You can use `dw_vip_setup` to update the VIP in your design directory. [Figure 2-2](#) shows this process and the contents of a design directory.

Figure 2-2 Design Directory Created by dw\_vip\_setup



A design directory contains the following sub-directories:

<b>examples</b>	Each VIP includes example testbenches. The <code>dw_vip_setup</code> utility adds them in this directory, along with a script for simulation. If an example testbench is specified on the command line, this directory contains all the files required for model, suite, and system testbenches.
<b>include</b>	The language-specific include files that contain the critical information for VIP models. This directory is specified in simulator command lines.
<b>src</b>	The VIP-specific include files (not used by all VIP). This directory may be specified in simulator command lines.
<b>vip</b>	A database of all the VIP models used in the testbench. The <code>dw_vip_setup</code> utility reads this file to rebuild or recreate a design setup.

**Note**

Do not modify this file because `dw_vip_setup` depends on the original content.

### 2.13.2 The `dw_vip_setup` Utility

The `dw_vip_setup` utility provides the following features:

- ◆ Adds, removes, or updates VIP models in a design directory

- ◆ Adds example testbenches to a design directory, the VIP models they use (if necessary), and creates a script for simulating the testbench using any of the supported simulators
- ◆ Restores (cleans) example testbench files to their original state
- ◆ Reports information about your installation or design directory, including version information

This section consists of the following subsections:

- ◆ [Setting Environment Variables](#)
- ◆ [The dw\\_vip\\_setup Command](#)

### 2.13.2.1 Setting Environment Variables

Before running `dw_vip_setup`, the `DESIGNWARE_HOME` environment must point to the location where the VIP is installed.

### 2.13.2.2 The dw\_vip\_setup Command

From the command prompt, invoke the `dw_vip_setup` command. The `dw_vip_setup` command checks command-line argument syntax and makes sure that the requested input files exist. The general form of the command is as follows:

```
% dw_vip_setup [-p[ath] directory] switch (model [-v[ersion] latest | version_no] )
```

or

```
% dw_vip_setup [-p[ath] directory] switch -m[odel_list] filename
```

where,

**-p[ath] *directory***      The optional `-path` argument specifies the path to your design directory. When omitted, `dw_vip_setup` uses the current working directory.

*switch*                      The *switch* argument defines the `dw_vip_setup` operation.

[Tables 2-1](#) lists the switches and their applicable sub-switches.

**Table 2-1 Setup Program Switch Descriptions**

Switch	Description
<b>-a[dd] (<i>model</i> [-v[ersion] <i>version</i>]) ...</b>	<p>Adds the specified model or models to the specified design directory or the current working directory. If you do not specify a version, the latest version is assumed. The model names are as follows:</p> <ul style="list-style-type: none"> <li>• <code>jtag_agent_svt</code></li> <li>• <code>jtag_txrx_svt</code></li> </ul> <p>The <code>-add</code> switch makes <code>dw_vip_setup</code> to build suite libraries from the same suite as the specified models, and to copy the other necessary files from <code>\$DESIGNWARE_HOME</code>.</p>
<b>-r[emove] <i>model</i></b>	<p>Removes all versions of the specified model or models from the design. The <code>dw_vip_setup</code> command does not attempt to remove any include files used solely by the specified model or models. The model names are as follows:</p> <ul style="list-style-type: none"> <li>• <code>jtag_agent_svt</code></li> <li>• <code>jtag_txrx_svt</code></li> </ul>

Switch	Description
<b>-u</b> [pdate] ( <i>model</i> [-v[ersion] <i>version</i> ]) ...	<p>Updates to the specified model version for the specified model or models. The <code>dw_vip_setup</code> script updates to the latest models when you do not specify a version. The model names are as follows:</p> <ul style="list-style-type: none"> <li><code>jtag_agent_svt</code></li> <li><code>jtag_txrx_svt</code></li> </ul> <p>The <code>-update</code> switch makes <code>dw_vip_setup</code> to build suite libraries from the same suite as the specified models, and to copy other necessary files from <code>\$DESIGNWARE_HOME</code>.</p>
<b>-e</b> [example] { <i>scenario</i>   <i>modell/scenario</i> } [-v[ersion] <i>version</i> ]	<p>The <code>dw_vip_setup</code> script configures a testbench example for a single model or a system testbench for a group of models. The command creates a simulator-run program for all supported simulators.</p> <p>If you specify a scenario (or system) example testbench, the models needed for the testbench are included automatically and do not need to be specified in the command.</p> <p><b>Note:</b> Use the <code>-info</code> switch to list all available system examples.</p>
<b>-ntb</b>	Not supported.
<b>-svtb</b>	Use this switch to set up models and example testbenches for SystemVerilog. The resulting design directory is streamlined and you can use it in SystemVerilog simulations.
<b>-c</b> [lean] { <i>scenario</i>   <i>modell/scenario</i> }	Cleans the specified scenario or testbench in either the design directory (as specified by the <code>-path</code> switch) or the current working directory. This switch deletes all files in the specified directory, then restores all Synopsys-created files to their original contents.
<b>-i</b> nfo design   home[:<product>[:<version>[:<methodology>]]]	<p>Generate an informational report on a design directory or VIP installation.</p> <p><b>design:</b> If the <code>'-info design'</code> switch is specified, the tool displays product and version content within the specified design directory to standard output. This output can be captured and used as a modellist file for input to this tool to create another design directory with the same content.</p> <p><b>home:</b> If the <code>'-info home'</code> switch is specified, the tool displays product, version, and example content within the VIP installation to standard output. Optional filter fields can also be specified such as &lt;product&gt;, &lt;version&gt;, and &lt;methodology&gt; delimited by colons (:). An error will be reported if a nonexistent or invalid filter field is specified. Valid methodology names include: OVM, RVM, UVM, VMM and VLOG.</p>
<b>-h</b> [elp]	Returns a list of valid <code>dw_vip_setup</code> switches and their correct syntax.
<i>model</i>	<p>JTAG VIP models are as follows:</p> <ul style="list-style-type: none"> <li><code>jtag_agent_svt</code></li> <li><code>jtag_txrx_svt</code></li> </ul> <p>The <code>model</code> argument defines the model or models that <code>dw_vip_setup</code> acts upon. This argument is not needed with the <code>-info</code> or <code>-help</code> switches. All switches that require the <code>model</code> argument may also use a model list.</p> <p>You may specify a version for each listed model, using the <code>-version</code> option. If omitted, <code>dw_vip_setup</code> uses the latest version. The <code>-update</code> switch ignores the model-version information.</p>



Switch	Description
<code>-m[odel_list] filename</code>	Specifies a file name, which contains a list of suite names to be added, updated, or removed from the design directory. This switch is valid during the following switch operations; for example, -add, -update, or -remove. The -m/odel_list switch displays one model name per line and each model includes a version selector. The default version is the latest. This switch is optional, but the filename argument is required whenever mentioned. Lines in the file starting with the pound symbol (#) are ignored.
<code>-s[uite_list] filename</code>	Specifies a file name, which contains a list of suite names to be added, updated, or removed from the design directory. This switch is valid during the following switch operations; for example, -add, -update, or -remove. The -s/suite_list switch displays one suite name per line and each suite includes a version selector. The default version is the latest. This switch is optional, but the filename argument is required whenever mentioned. Lines in the file starting with the pound symbol (#) are ignored.
<code>-b/ridge</code>	Updates the specified design directory to reference the current <code>DESIGNWARE_HOME</code> installation. All product versions contained in the design directory must also exist in the current <code>DESIGNWARE_HOME</code> installation.
<code>-pa</code>	Enables the run scripts and Makefiles generated by <code>dw_vip_setup</code> to support PA. If this switch is enabled, and the testbench example produces XML files, PA will be launched and the XML files will be read at the end of the example execution. For run scripts, specify <code>-pa</code> . For Makefiles, specify <code>-pa = 1</code> .
<code>-waves</code>	Enables the run scripts and Makefiles generated by <code>dw_vip_setup</code> to support the <code>fsdb waves</code> option. To support this capability, the testbench example must generate an FSDB file when compiled with the <code>WAVES</code> Verilog macro set to <code>fsdb</code> , that is, <code>+define+WAVES=\"fsdb\"</code> . If a .fsdb file is generated by the example, the Verdi nWave viewer will be launched. For run scripts, specify <code>-waves fsdb</code> . For Makefiles, specify <code>WAVES=fsdb</code> .
<code>-doc</code>	Creates a doc directory in the specified design directory which is populated with symbolic links to the <code>DESIGNWARE_HOME</code> installation for documents related to the given model or example being added or updated.
<code>-methodology &lt;name&gt;</code>	When specified with -doc, only documents associated with the specified methodology name are added to the design directory. Valid methodology names include: OVM, RVM, UVM, VMM, and VLOG.
<code>-copy</code>	When specified with -doc, documents are copied into the design directory, not linked.
<code>-simulator &lt;vendor&gt;</code>	When used with the <code>-example</code> switch, only simulator flows associated with the specified vendor are supported with the generated run script and Makefile. <b>Note:</b> Currently, the vendors VCS, MTI, and NCV are supported.



The `dw_vip_setup` command treats all lines beginning with "#" as comments.

## 3

# General Concepts

UVM is an object-oriented approach. It provides a blueprint for building testbenches using the constrained random verification. In addition, the resulting structure supports Directed testing. This chapter describes the data objects that support higher structures which comprise JTAG VIP.

This chapter assumes that you are familiar with SystemVerilog and UVM. For more information, see the following:

- ◆ For the IEEE SystemVerilog standard, refer the following:
  - ◇ [IEEE Standard for SystemVerilog](#) - Unified Hardware Design, Specification, and Verification Language
- ◆ For an essential reference guide describing UVM as it is represented in SystemVerilog, along with a class reference, see <http://www.accellera.org>.

This chapter consists of the following sections:

- ◆ [JTAG VIP in a UVM Environment](#)
- ◆ [JTAG VIP Programming Interface](#)
- ◆ [Interfaces and Modports](#)
- ◆ [More on Constraints](#)

## 3.1 JTAG VIP in a UVM Environment

JTAG agent encapsulates the following components:


- ◆ Sequencer - Data JTAG sequencer
- ◆ Driver - Instance of a transceiver model

You can configure the above components in the agent using the agent configuration. You should provide the agent configuration to JTAG agent in the build phase of a test case.

You can provide JTAG transactions through sequences to Sequencer. Within the agent, Driver gets sequences from Sequencer. Driver then drives the JTAG transactions on JTAG Interface. After JTAG transactions on a bus is complete, the completed sequence item is provided to the analysis port for use by analysis components, such as Scoreboard.

[Figure 3-1](#) shows where the VIP fits into UVM methodology. In the layered approach that is typical for UVM, the VIP fits into lower levels, which allow you to focus on the higher level of abstraction.

Figure 3-1 JTAG VIP in a UVM Environment



## 3.2 JTAG VIP Programming Interface

This section gives an overview of the following programming interface in JTAG VIP:

- ◆ [Configuration Objects](#)
- ◆ [Sequence Items](#)
- ◆ [Analysis Port](#)
- ◆ [Callbacks](#)
- ◆ [Tiered Messaging](#)
- ◆ [Coverage](#)

### 3.2.1 Configuration Objects

Configuration objects convey the agent-level and protocol-level testbench configuration. These data objects contain built-in constraints, which come into effect when these objects are randomized. The configuration is of the following two types:

- ◆ **Static Configuration:** Static configuration parameters specify a configuration value which cannot be changed when the system is running. For example, "enable\_txrx\_cov" to enable the JTAG coverage.
- ◆ **Dynamic Configuration:** Dynamic configuration parameters specify a configuration value which can be changed at any time, regardless of whether the system is running. An example of a dynamic configuration parameter is a timeout value. The configuration data objects contain built-in constraints, which come into effect when the configuration objects are randomized.

JTAG VIP describes the following configuration:

- ◆ **Agent Configuration:** The configuration has the `svt_jtag_agent_configuration` base class for configuring agents, including Monitor, Transceiver, and Sequencer.

For more information on this class, refer the class reference HTML documentation using the following path:

```
$DESIGNWARE_HOME/vip/svt/jtag_svt/latest/doc/jtag_svt_uvm_class_reference/html/class_svt_jtag_agent_configuration.html
```

It is mandated by the SVT architecture that an instance of `svt_jtag_agent_configuration` or extended configuration be passed to the agent via `set` in `build_phase`. See the following code for the same:

```
uvm_config_db#(svt_jtag_agent_configuration)::set(this, "*", "cfg", cfg);
```

### 3.2.2 Sequence Items

Transaction objects, which extend from the `uvm_sequence_item` base class, define a unit of JTAG protocol information that is passed across the bus. The attributes of transaction objects are public and are accessed directly to set and get values. Most of the transaction attributes can be randomized. The transaction objects represent the desired activity to be simulated on the bus, or the actual bus activity that is monitored. The transaction objects store data content and protocol execution information for JTAG transactions in terms of the timing details of the transactions.

These data objects extend from the `uvm_sequence_item` base class and implement all the methods specified by UVM for that class. The transaction objects are used to perform the following:

- ◆ Generate random stimulus
- ◆ Report observed transactions
- ◆ Collect functional-coverage statistics

The class properties are public and accessed directly to set and read values. The transaction data objects support randomization and provide built-in constraints.

JTAG VIP also provides the following two constraints:

- ◆ **The `valid_ranges` constraint:** It limits the generated values to those acceptable to Driver. These constraints ensure basic VIP operations and should never be disabled. These correspond in most cases to limits set by the protocol.
- ◆ **The `reasonable_*` constraint:** It can be disabled individually or as a block. It limits the simulation by setting simulation boundaries. Disabling these constraints may slow the simulation and introduce system memory issues.

The VIP supports extending transaction data classes for customizing randomization constraints. This allows you to disable some `reasonable_*` constraints and replace them with constraints appropriate to your system. The individual `reasonable_*` constraint maps to independent fields, each of which can be disabled. The class provides the `reasonable_constraint_mode()` method to enable or disable blocks of the `reasonable_*` constraints. For more information, see [More on Constraints](#).

JTAG VIP defines the following transaction class:

- ◆ **Transaction Class (`svt_jtag_transaction`):** It implements a base class for JTAG transactions. A JTAG transaction generates a stimulus from the Tx side of the VIP. On the Rx side, the transaction gives the details on the data transmitted and received across the VIP. For the

detailed description of class members and methods, refer the class reference HTML documentation.

### 3.2.3 Analysis Port

At the end of a transaction, Monitor writes the transaction to an analysis port. You can use this analysis port to connect to Scoreboard, or any other purpose, where a transaction object for the completed transaction is required.

JTAG VIP provides the following analysis ports:

- ◆ **Transmit Activity Analysis Port** (`tx_xact_observed_port`): It provides a mechanism for retrieving transaction results occurring from the JTAG bus interface, which is transmitted by the VIP. These transactions are used by subscriber components such as Scoreboard for further checking on the Tx direction.
- ◆ **Rx Activity Analysis Port** (`rx_xact_observed_port`): It provides a mechanism for retrieving transaction results occurring from the JTAG bus interface, which is received by the VIP. These transactions are used by the subscriber components such as scoreboard for further checking on the Rx direction.

### 3.2.4 Callbacks

Callbacks are an access mechanism that enables the insertion of user-defined code and allows access to objects, such as transaction objects and functional coverage status objects, and also can be used to deviate the normal transaction flow (for example, insert delay etc.).

Both Driver and Monitor are associated with a callback class that contains a set of callback methods. These methods are called as part of the normal flow of the procedural code. There are the following differences between callback methods and other methods that set them apart.

- ◆ Callback methods are virtual methods with no code and they do not provide any functionality unless they are extended. The exception to this rule is that some of the callback methods for Functional coverage already contain the default implementation of a coverage model.
- ◆ The callback class is accessible to users. You can extend the class including the testbench-specific extensions of the default callback methods, specific variables and/or methods that are used to control the behavior of the testbench using the callbacks support.
- ◆ Callbacks are called within the sequential flow at places where external access would be useful. In addition, the arguments to the methods include references to the relevant data objects. For example, just before Agent puts a transaction object into an analysis port, which is an appropriate location to sample the functional coverage since the object reflects the activity that took place on JTAG interface pins. A callback at this point with an argument referencing the transaction object allows this exact scenario.

JTAG VIP uses callbacks in the following main applications:

- ◆ Access for Functional coverage
- ◆ Change transaction fields
- ◆ Insertion of user-defined code

### 3.2.5 Tiered Messaging

The VIP includes the Tiered Messaging architecture to display debug messages, which help you to find the status of the current simulation.

This section consists of the following two sub-sections:

- ◆ [Verbosity Level](#)
- ◆ [Message Structure](#)

### 3.2.5.1 Verbosity Level

Tiered messages are distributed over the following three levels of verbosity:

- ◆ **UVM\_LOW:** This level includes the following important status messages about the VIP:
  - ✧ Transaction start and finish event message
  - ✧ Baud rate selection message
  - ✧ Slave and Master Id selected for a particular JTAG transaction
- ◆ **UVM\_HIGH:** This level includes the transitions of a State machine in the VIP BFM Rx side.

### 3.2.5.2 Message Structure

A tiered message has the following structure:

`<message location>: [<message id>]: <message>`

where,


`<message location>`: This field indicates the agent instance from where messages are triggered. This field also states whether a message is from `*.driver` or `*.monitor`.

`<message id>`: Every message comes with a message id, which specifies the clause tag of the message. For example, `generate_master_baud_rate` means this message comes from the `generate_master_baud_rate` module.

`<message>`: The actual message to be printed.

[Figures 3-2](#) shows the structure of a tiered message.

**Figure 3-2 Message Structure**



### 3.2.6 Coverage

Functional coverage measures the progress of a verification effort. In general, with the UVM technology, you can accomplish coverage through one or more callback class instances registered with transactor. By default, transactor does not have the registered instance of the coverage callback class, and so no coverage is reported. To enable coverage, you must enable one of the Coverage Enable properties listed in Agent Configuration classes. Based on the Coverage Enable property asserted by you, the respective callback associated with the coverage type would be registered.

Functional coverage in a UVM environment supports the following:

- ◆ JTAG State Machine transition coverage.

## Coverage Model

The predefined coverage model consists of numerous covergroups. Each covergroup defines bins in terms of coverpoints (signals, variables, and so on), and sample events, all of which are defined outside the covergroup.

You can use the pre-defined coverage model without alteration or you can extend it. You can also create your own coverage model, either as an addition or as a replacement. Coverage data is provided through callbacks that are applied to the data flowing through Monitor transactor.



### Attention

As with all callbacks, the coverage callbacks must be registered with Transactor before they can be used. This applies for the default coverage callback (it is not registered by default) as well as any user-defined coverage callback.

The VIP coverage model supports the following coverages:

- ◆ **Transaction Coverage:** JTAG VIP agent gives a handle of transaction objects for generating coverage for Transaction properties.

The following list summarizes the steps to create a functional coverage model:

1. Define the following on the extended callback class:
  - a. Events to sample-on in the callback object
  - b. Data fields to map to the bins on the callback object
  - c. Covergroups to sample events and tie the data to the bins on the callback object
2. Create the callback to do the following:
  - a. Move the transaction or significant event data into the callback object data fields
  - b. Trigger the sample event

## 3.3 Interfaces and Modports

SystemVerilog models signal connections using interfaces and modports. Interfaces define the set of signals, which make a port connection. Modports define the collection of signals for a port, the direction of the signals, and the clock with respect to which these signals are driven and sampled.

The top-level interface is `svt_jtag_if`.

Each Agent gets an individual instance of interface. The connection between master and slave interface is done in top file.

We instantiate and create an agent in UVM environment file:

```
svt_jtag_agent agent_bfm0;
```

An agent gets an interface handle using any one of following methods:

- ◆ The agent is tied to interface in the top via set that happens in the `top.sv` file.

```
uvm_config_db#(virtual
svt_jtag_if)::set(uvm_root::get(), "uvm_test_top.env*", "vif", if_port);
```



- ◆ The interface can be passed on to an agent instance through `svt_jtag_agent_configuration` object.

```
bfm_cfg.jtag_if = vif;  
jtag_svt/test/sverilog/tb_jtag_svt_uvm_basic_sys/env/jtag_basic_env.sv:  
uvm_config_db#(svt_jtag_agent_configuration)::set(this, "agent_bfm0", "cfg",  
bfm_cfg);
```

## 3.4 More on Constraints

VIP uses objects with constraints for transactions, configurations, and exceptions. The constraints define the range of randomized values that are used to create each object during the simulation. The tests in a UVM flow are primarily defined by constraints.


The classes that provide random attributes allow you to define the contents of the resulting object. When you call the `randomize()` method, all random attributes are randomized using all constraints that are enabled.

Constraint randomization is sometimes viewed as a process whereby the simulation engine takes the control of class members away from a user. In fact, the opposite is true. Randomization is an additional way for a user to assign class members and there are several ways to control the process. The following techniques apply when working with randomization:

- ◆ Randomization only occurs when the `randomize()` method of an object is called, and it is completely up to the test code when, or even if, this occurs.
- ◆ Constraints form a rule set to follow when randomization is performed. By controlling constraints, the testbench has influence over the outcome. A direct control can be exerted by constraining a member to a single value. The constraints can also be enabled or disabled.
- ◆ Each random member has a random mode that can be turned ON or OFF, giving you the control of what is randomized.
- ◆ A user can assign a value to a member at any time. Randomization does not affect the other methods of assigning class members.

Figure 3-3 shows the scope of the constraints that are part of all VIP.

**Figure 3-3 Constraints: Valid Ranges, Reasonable, and User-Defined**



The following list describes the constraints in detail:

◆ **Valid Range Constraints**

- ◇ Provided with VIP
- ◇ Keep values within a range that Driver can handle
- ◇ Not tied to protocol limits
- ◇ Turned on by default, and should not be turned off or modified

◆ **Reasonable Constraints**

- ◇ Provided with VIP
- ◇ Keep values within protocol limits (typically) to generate worthwhile traffic
- ◇ In some cases, keep simulations to a reasonable length and size
- ◇ Defined to be “reasonable” by Synopsys (you can override)
- ◇ May result in conditions that are a subset of the protocol
- ◇ Turned on by default and can be turned off or modified (you should review these constraints)

◆ **User-Defined Constraints**

- ◇ Provide a way to define specific tests
- ◇ Constraints that lie outside the valid ranges will result in the constraint failure.

All constraints that are enabled are included in the simulation.





# 4

## Getting Started Example

---

This release provides a getting started example. The example shows the following information:

- ◆ Instantiating classes and UVM components
- ◆ Using and setting up JTAG UVM agents
- ◆ Connecting a Verilog HDL interconnect to the SystemVerilog interface
- ◆ Building a UVM test environment by extending from the `uvm_env` base class
- ◆ Applying transmit or receive and system constraints for Random testing
- ◆ Using sequences
- ◆ Generating random transactions
- ◆ Registering factories
- ◆ Creating a test directory structure

This chapter consists of the following sections:

- ◆ [Installing the Basic Example](#)
- ◆ [Running the Basic Example](#)

### 4.1 Installing the Basic Example

This step occurs after you invoke the `*.run` file to install the entire JTAG VIP test suite.

To install the example, you need to use the `dw_vip_setup` script. For more information, see [The dw\\_vip\\_setup Utility](#). Use the following command to invoke `dw_vip_setup`:

```
$DESIGNWARE_HOME/bin/dw_vip_setup -path <design_dir> -e
jtag_svt/tb_jtag_svt_uvm_basic_sys -svtb
```

where,

- ◆ Name of the example: `tb_jtag_svt_uvm_basic_sys`
- ◆ Install location of the example: `-path <design_dir>`

## 4.2 Running the Basic Example

You can use the `dw_vip_setup` generated script to run the example.



**Note**

You must install UVM and also set the `UVM_HOME` variable. For example: `setenv UVM_HOME $VCS_HOME/etc/uvm`

The following code snippet shows how to run the basic example from a script

```
cd <design_dir>/examples/sverilog/jtag_svt/tb_jtag_svt_uvm_basic_sys/

// To run the example using the generated run script with a sample command line
// in VCS

./run_jtag_svt_uvm_basic_sys base_test vcsvlog-svlog

// To run the example using the generated run script with a sample command line
// in VCS with waveform dumping enabled

./run_jtag_svt_uvm_basic_sys -w base_test vcsvlog-svlog

// To see all options with the run_jtag_svt_uvm_basic_sys example type

./run_jtag_svt_uvm_basic_sys -h
```

### 4.2.1 Running the Example with +incdir+

In the current setup, you install the VIP under `DESIGNWARE_HOME` followed by creation of a design directory which contains the versioned VIP files. With every newer version of the already installed VIP requires the design directory to be updated. This results in:

- ❖ Consumption of additional disk space
- ❖ Increased complexity to apply patches

The new alternative approach of directly pulling in all the files from `DESIGNWARE_HOME` eliminates the need for design directory creation. VIP version control is now in the command line invocation.

The following code snippet shows how to run the basic example from a script:

```
cd <testbench_dir>/examples/sverilog/jtag_svt/tb_jtag_svt_uvm_basic_sys/

// To run the example using the generated run script with +incdir+

./run_jtag_svt_uvm_basic_sys -verbose -incdir directed_test vcsvlog
```

For example, the following compile log snippet shows the paths and defines set by the new flow to use VIP files right out of `DESIGNWARE_HOME` instead of `design_dir`.

```

vcs -l ./logs/compile.log -Mdir=./output/csrc
+define+DESIGNWARE_INCDIR=<DESIGNWARE_HOME> \
+define+SVT_LOADER_UTIL_ENABLE_DWHOME_INCDIRS
+incdir+<DESIGNWARE_HOME>/vip/svt/jtag_svt/O-2018.12/sverilog/include \
-CFLAGS -DVCS +incdir+<UVM_HOME>/latest/src <UVM_HOME>/latest/src/dpi/uvm_dpi.cc \
-full64 -sverilog +define+SVT_JTAG +define+UVM_PACKER_MAX_BYTES=1500000
+define+SVT_JTAG_MAX_DATA_WIDTH=67 \
+define+SVT_JTAG_DEBUG_BUS_ENABLE +define+SVT_JTAG_MAX_INSTRUCTION_WIDTH=16
+define+SVT_JTAG \
+define+UVM_PACKER_MAX_BYTES=1500000 +define+SVT_JTAG_DEBUG_BUS_ENABLE -
unit_timescale=100ps/100ps \
+define+SVT_UVM_TECHNOLOGY +define+SYNOPSISYS_SV
+incdir+<testbench_dir>/examples/sverilog/jtag_svt/tb_jtag_svt_uvm_basic_sys/. \
+incdir+<testbench_dir>/examples/sverilog/jtag_svt/tb_jtag_svt_uvm_basic_sys/../../env \
+incdir+<testbench_dir>/examples/sverilog/jtag_svt/tb_jtag_svt_uvm_basic_sys/./env \
+incdir+<testbench_dir>/examples/sverilog/jtag_svt/tb_jtag_svt_uvm_basic_sys/env \
+incdir+<testbench_dir>/examples/sverilog/jtag_svt/tb_jtag_svt_uvm_basic_sys/dut \
+incdir+<testbench_dir>/examples/sverilog/jtag_svt/tb_jtag_svt_uvm_basic_sys/hdl_interco
nnect \
+incdir+<testbench_dir>/examples/sverilog/jtag_svt/tb_jtag_svt_uvm_basic_sys/lib \
+incdir+<testbench_dir>/examples/sverilog/jtag_svt/tb_jtag_svt_uvm_basic_sys/tests \
-o ./output/simvcssvlog -f top_files -f hdl_files

```



**Note** For VIPs with dependency, include the +incdir+ for each dependent VIP.

#### 4.2.1.1 Supported Methodologies with Simulators

Table 4-1 lists the methodologies supported with simulators.

**Table 4-1 Supported Methodologies with Simulators**

Methodology	VCS	MTI	IUS
UVM	Supported	Supported	Not Supported
OVM	Supported	Supported	Not supported
VMM	Not Supported	Not Supported	Not supported
HDL	Not Supported	Not Supported	Not Supported

#### 4.2.2 Getting Help on Example Run/make Scripts

You can get help on the generated make/run scripts in the following ways:

1. Invoke the run script with no switches, as in:

```

run_jtag_svt_uvm_basic_sys [-32] [-incdir] [-verbose] [-debug_opts] [-waves] [-clean]
[-nobuild] [-buildonly] [-norun] [-pa] <scenario> <simulator>
  where <scenario> is one of:  all arm_directed_test1 arm_directed_test2
arm_directed_test3 arm_directed_test4 base_test directed_test
dynamic_instruction_width_test jtag_get_rsp_test reset_test
  <simulator> is one of:  vcsmxvlog mtivlog vcsvlog vcszsimvlog vcsscvclog ncvlog
vcszebuvlog vcsmxpcvlog vcsvhdl vcsmxpipvlog ncmvlog vcspcvlog
  -32                forces 32-bit mode on 64-bit machines
  -incdir            use DESIGNWARE_HOME include files instead of design directory
  -verbose           enable verbose mode during compilation

```

```

        -debug_opts  enable debug mode for VIP technologies that support this option
        -waves       [fsdb|verdi|dve|dump] enables waves dump and optionally opens
viewer (VCS only)
        -seed        run simulation with specified seed value
        -clean       clean simulator generated files
        -nobuild      skip simulator compilation
        -buildonly    exit after simulator build
        -norun        only echo commands (do not execute)
        -pa          invoke Verdi after execution

```

## 2. Invoke the make file with help switch as in:

```

gmake help
gmake USE_SIMULATOR=<simulator> [VERBOSE=1] [DEBUG_OPTS=1] [SEED=<value>]
[FORCE_32BIT=1] [WAVES=fsdb|verdi|dve|dump] [NOBUILD=1] [BUILDOONLY=1] [PA=1]
[<scenario> ...]
Valid simulators are: vcsmxvlog mtivlog vcsvlog vcszsimvlog vcsscvclog ncvlog
vcszebuvlog vcsmxpcvlog vcsvhdl vcsmxpipvlog ncmvlog vcspcvlog
Valid scenarios are:  all arm_directed_test1 arm_directed_test2 arm_directed_test3
arm_directed_test4 base_test directed_test
dynamic_instruction_width_test jtag_get_rsp_test reset_test

```



### Note

You must have PA installed if you use the -pa or PA=1 switches.



# 5

## VIP Tools

### 5.1 Using Native Protocol Analyzer for Debugging

#### 5.1.1 Introduction

This feature enables you to invoke Protocol Analyzer from Verdi GUI. You can synchronize the Verdi wave window, smart log and the source code with the Protocol Analyzer transaction view.

Protocol Analyzer can be enabled in an interactive and post-processing mode. The new features available in Native Protocol Analyzer includes layer based grouping of the transactions, Quick filter, Call stack, horizontal zoom and reverse debug with the interactive support.

#### 5.1.2 Prerequisites

Protocol Analyzer uses transaction-level dump database. You can use the following settings to dump the transaction database:

##### Compile Time Options

- ◆ -lca
- ◆ -kdb // dumps the work.lib++ data for source coding view
- ◆ +define+SVT\_FSDB\_ENABLE // enables FSDB dumping
- ◆ -debug\_access

For more information on how to set the FSDB dumping libraries, see “Appendix B” section in *Linking Novas Files with Simulators and Enabling FSDB Dumping* guide available at [\\$VERDI\\_HOME/doc/linking\\_dumping.pdf](#).

You can dump the transaction database either by setting the `pa_format_type` configuration variable as shown below:

##### Configuration Variable Setting:

```
< svt_jtag_agent_configuration >.enable_txrx_xml_gen = 1; // Default is 0  
< svt_jtag_agent_configuration>.pa_format_type =svt_xml_writer::FSDB  
// 0 is XML, 1 FSDB and 2 both XML and FSDB, default it will be zero
```

##### Runtime Option

```
+svt_enable_pa=fsdb
```

Enables FSDB output of transaction and memory information for display in Verdi.

### 5.1.3 Invoking Protocol Analyzer

Perform the following steps to invoke Protocol Analyzer in interactive or post-processing mode:

#### Post-processing Mode

- ◆ Load the transaction dump data and issue the following command to invoke the GUI:
- ◆ `verdi -ssf <dump.fsdb> -lib work.lib++`
- ◆ In Verdi, navigate to Tools -> Transaction Debug -> Transaction and Protocol Analyzer to invoke Protocol Analyzer.

#### Interactive Mode

- ◆ Issue the following command to invoke Protocol Analyzer in an interactive mode:
- ◆ `<simv> -gui=verdi`

You can invoke the Protocol Analyzer as shown above through Verdi. The Protocol Analyzer transaction view gets updated during the simulation.

### 5.1.4 Documentation

The documentation for Protocol Analyzer is available at the following path:

`$VERDI_HOME/doc/Verdi_Transaction_and_Protocol_Debug.pdf`

# A

## Reporting Problems

---

### A.1 Introduction

This chapter outlines the process for working through and reporting VIP transactor issues encountered in the field. It describes the data you must submit when a problem is initially reported to Synopsys. After a review of the initial information, Synopsys may decide to request adjustments to the information being requested, which is the focus of the next section. This section outlines the process for working through and reporting problems. It shows how to use Debug Automation to enable all the debug capabilities of any VIP. In addition, the VIP provides a case submittal tool to help you pack and send all pertinent debug information to Synopsys Support.

### A.2 Debug Automation

Every Synopsys model contains a feature called “debug automation”. It is enabled through *svt\_debug\_opts* plusarg. The Debug Automation feature allows you to enable all relevant debug information. The following are critical features of debug automation:

- ❖ Enabled by the use of a command line run-time plusarg.
- ❖ Can be enabled on individual VIP instances or multiple instances using regular expressions.
- ❖ Enables debug or verbose message verbosity:
  - ◆ The timing window for message verbosity modification can be controlled by supplying *start\_time* and *end\_time*.
- ❖ Enables at one time any, or all, standard debug features of the VIP:
  - ◆ Transaction Trace File generation
  - ◆ Transaction Reporting enabled in the transcript
  - ◆ PA database generation enabled
  - ◆ Debug Port enabled
  - ◆ Optionally, generates a file name *svt\_model\_out.fsd* when Verdi libraries are available

When the Debug feature is enabled, then all VIP instances that are enabled for debug will have their messages routed to a file named *svt\_debug.transcript*.

### A.3 Enabling and Specifying Debug Automation Features

Debug Automation is enabled through the use of a run-time plusarg named *+svt\_debug\_opts*. This plusarg accepts an optional string-based specification to control various aspects Debug Automation. If this

command control specification is not supplied, then the feature will default to being enabled on all VIP instances with the default options listed as follows:

Note the following about the plusarg:

- ❖ The command control string is a comma separated string that is split into the multiple fields.
- ❖ All fields are optional and can be supplied in any order.

The command control string uses the following format (white space is disallowed):

```
inst:<inst>,type:<string>,feature:<string>,start_time:<longint>,end_time:<longint>,verbosity:<string>
```

The following table explains each control string:

**Table A-1 Control Strings for Debug Automation plusarg**

Field	Description
inst	Identifies the VIP instance to apply the debug automation features. Regular expressions can be used to identify multiple VIP instances. If this value is not supplied, and if a type value is not supplied, then the debug automation feature will be enabled on all VIP instances.
type	Identifies a class type to apply the debug automation features. When this value is supplied then debug automation will be enabled for all instances of this class type.
feature	Identifies a sub-feature that can be defined by VIP designers to identify smaller grouping of functionality that is specific to that title. The definition and implementation of this field is left to VIP designers, and by default it has no effect on the debug automation feature. (Specific to VIP titles)
start_time	Identifies when the debug verbosity settings will be applied. The time must be supplied in terms of the timescale that the VIP is compiled. If this value is not supplied, then the verbosity settings will be applied at time zero.
end_time	Identifies when the debug verbosity settings will be removed. The time must be supplied in terms of the timescale that the VIP is compiled. If this value is not supplied, then the debug verbosity remains in effect until the end of the simulation.
verbosity	Message verbosity setting that is applied at the <code>start_time</code> . Two values are accepted in all methodologies: <code>DEBUG</code> and <code>VERBOSE</code> . UVM and OVM users can also supply the verbosity that is native to their respective methodologies ( <code>UVM_HIGH/UVM_FULL</code> and <code>OVM_HIGH/OVM_FULL</code> ). If this value is not supplied then the verbosity defaults to <code>DEBUG/UVM_HIGH/OVM_HIGH</code> . When this feature is enabled, then all VIP instances that are enabled for debug will have their messages routed to a file named <code>svt_debug.transcript</code> .

#### Examples:

Enable on all VIP instances with default options:

```
+svt_debug_opts
```

Enable on all instances:

- ❖ containing the string "endpoint" with a verbosity of `UVM_HIGH`
- ❖ starting at time zero (default) until the end of the simulation (default):

```
+svt_debug_opts=inst:/. *endpoint.*/,verbosity:UVM_HIGH
```

Enable on all instances:

- ❖ starting at time 1000 until time 1500:

```
+svt_debug_opts=start_time:1000,end_time:1500,verbosity:VERBOSE
```

Enable debug feature on all instances using default options:

- ❖ By setting the macro SVT\_DEBUG\_OPTS to 1 in the command line, the debug feature is enabled on all instances using default options. The macro will enable the XMLs and Trace files.

```
gmake <testname> SVT_DEBUG_OPTS=1 PA=FSDB
```

**Note**

The SVT\_DEBUG\_OPTS option is available through the installed VIP examples, but if required, in customer environments, then a similar feature should be added to their environment.

The PA=FSDB option is available in public examples and is required to enable Verdi libraries, and that when this option is used, then the Debug Opts file will record VIP activity to a file named `svt_model_log.fsdb`.

In addition, the SVT Automated Debug feature will enable waveform generation to an FSDB file, if the Verdi libraries are available. When enabled this feature, it should cause the simulator to dump waveform information only for the VIP interfaces.

When this feature is enabled then all VIP instances that have been enabled for debug will have their messages routed to a file named `svt_debug.transcript`.

## A.4 Debug Automation Outputs

The Automated Debug feature generates a `svt_debug.out` file. It records important information about the debug feature itself, and data about the environment that the VIPs are operating in. This file records the following information:

- ❖ The compiled timeunit for the SVT package
- ❖ The compiled timeunit for each SVT VIP package
- ❖ Version information for the SVT library
- ❖ Version information for each SVT VIP
- ❖ Every SVT VIP instance, and whether the VIP instance has been enabled for debug
- ❖ For every SVT VIP enabled for debug, a list of configuration properties that have been modified to enable debug will be listed
- ❖ A list of all methodology phases will be recorded, along with the start time for each phase

The following are the output files generated:

- ❖ `svt_debug.out`: It records important information about the debug feature itself, and data about the environment that the VIPs are operating. One file is optionally created when this feature is enabled, depending on if the Verdi libraries are available.
- ❖ `svt_debug.transcript`: Log files generated by the simulation run.
- ❖ `transaction_trace`: Log files that records all the different transaction activities generated by VIPs.
- ❖ `svt_model_log.fsdb`: Contains PA FSDB information (if the VIP supports this), and which contains other recorded activity. The additional information records signal activity associated with the VIP interface, TLM input (through SIPP ports), other TLM output activity, configurations applied to the VIP, and all callback activity (recorded by before and after callback execution).

## A.5 FSDB File Generation

To enable FSDB writing capabilities, the simulator compile-time options and environment must be updated to enable this. The steps to enable this are specific to the simulator being used (the {LINUX/LINUX64} label needs to be replaced based on the platform being used). The ability to write to an FSDB file requires that the user supplies the Verdi dumper libraries when they compile their testbench. If these are not supplied then the VIP will not be enabled to generate the *svt\_model\_log.fsdb* file.

### A.5.1 VCS

The following must be added to the compile-time command:

```
-debug_access
```

For more information on how to set the FSDB dumping libraries, see “Appendix B” section in *Linking Novas Files with Simulators and Enabling FSDB Dumping* guide available at [\\$VERDI\\_HOME/doc/linking\\_dumping.pdf](#).

### A.5.2 Questa

The following must be added to the compile-time command:

```
+define+SVT_FSDB_ENABLE -pli novas_fli.so
```

### A.5.3 Incisive

The following must be added to the compile-time command:

```
+define+SVT_FSDB_ENABLE -access +r
```

## A.6 Initial Customer Information

Follow these steps when you call the Synopsys Support Center:

1. Before you contact technical support, be prepared to provide the following:
  - ◆ A description of the issue under investigation.
  - ◆ A description of your verification environment.

Enable the Debug Opts feature. For more information, see the [Debug Automation](#).

## A.7 Sending Debug Information to Synopsys

To help you debug testing issues, follow the given instructions to pack all pertinent debug information into one file which you can send to Synopsys (or to other users in your company):

1. Create a description of the issue under investigation. Include the simulation time and bus cycle of the failure, as well as any error or warning messages that are part of the failure.
2. Create a description of your verification environment. Assemble information about your simulation environment, making sure to include:
  - ◆ OS type and version
  - ◆ Testbench language (SystemVerilog or Verilog)
  - ◆ Simulator and version
  - ◆ DUT languages (Verilog)

3. Use the VIP case submittal tool to pack a file with the appropriate debug information. It has the following usage syntax:

```
$DESIGNWARE_HOME/bin/snps_vip_debug [-directory <path>]
```

The tool will generate a "<username>.<uniqid>.svd" file in the current directory. The following files are packed into a single file:

- ❖ FSDB
- ❖ HISTL
- ❖ MISC
- ❖ SLID
- ❖ SVTO
- ❖ SVTX
- ❖ TRACE
- ❖ VCD
- ❖ VPD
- ❖ XML

If any one of the above files are present, then the files will be saved in the "<username>.<uniqid>.svd" in the current directory. The simulation transcript file will not be part of this and it will be saved separately.

The -directory switch can be specified to select an alternate source directory.

4. You will be prompted by the case submittal tool with the option to include additional files within the SVD file. The simulation transcript files cannot be automatically identified and it must be provided during this step.
5. The case submittal tool will display options on how to send the file to Synopsys.

## A.8 Limitations

Enabling DEBUG or VERBOSE verbosity is an expensive operation, both in terms of runtime and disk space utilization. The following steps can be used to minimize this cost:

- ❖ Only enable the VIP instance necessary for debug. By default, the `+svt_debug_opts` command enables Debug Opts on all instances, but the `'inst'` argument can be used to select a specific instance.
- ❖ Use the `start_time` and `end_time` arguments to limit the verbosity changes to the specific time window that needs to be debugged.

