Verification Continuum™

# VC Verification IP JEDEC UFS UVM Getting Started Guide

Version Q-2020.06, June 2020



#### **Copyright Notice and Proprietary Information**

© 2020 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at http://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

#### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

www.synopsys.com

# **Contents**

Preface	4
Chapter 1 Overview of the Getting Started Guide	5
Chapter 2	
Integrating the VIP into a User Testbench	
2.1 VIP Testbench Integration Flow	6
2.1.1 Connecting the VIP to the DUT	
2.1.2 Instantiating and Configuring the VIP	
2.1.3 Creating a Test Sequence	
2.1.4 Creating a Test	
2.2 Compiling and Simulating a Test with the VIP	
2.2.1 Directory Paths for VIP Compilation	
2.2.2 VIP Compile-time Options	
2.2.3 VIP Runtime Option	
Appendix A	
Summary of Commands, Documents, and Examples	14
A.1 Commands in This Document	14
A.2 Primary Documentation for VC VIP JEDEC UFS	
A.3 Example Home Directory	14

### **Preface**

#### **About This Document**

This Getting Started Guide presents information about integrating the VC VIP for JEDEC UFS (referred to as VIP) into testbenches that are compliant with the SystemVerilog Universal Verification Methodology (UVM). You are assumed to be familiar with the JEDEC UFS protocol and UVM.

#### **Web Resources**

- Documentation through SolvNet: <a href="https://solvnetplus.synopsys.com">https://solvnetplus.synopsys.com</a> (Synopsys password required)
- Synopsys Common Licensing (SCL): http://www.synopsys.com/keys

#### **Customer Support**

To register a problem, perform any of the following tasks:

- Go to https://solvnetplus.synopsys.com and open a case.
   Enter the information according to your environment and your issue.
- 2. Send an e-mail message to support\_center@synopsys.com
  - ◆ Include the Product name, Sub Product name, and Product version for which you want to register the problem.
- 3. Telephone your local support center.
  - ♦ North America:
  - Call 1-800-245-8005 from 7 AM to 5:30 PM Pacific time, Monday through Friday.

    All other countries:
    - http://www.synopsys.com/Support/GlobalSupportCenters

1

# **Overview of the Getting Started Guide**

This Getting Started Guide presents information about integrating the VC VIP for JEDEC UFS (referred to as VIP) into testbenches that are compliant with the SystemVerilog Universal Verification Methodology (UVM). The figure VIP Integration and Test Work Flow is the VIP integration and test work flow presented in this document. The steps for setting up the VIP are documented in the *VC Verification IP Installation and Setup Guide*. This guide is available on the SolvNet Download page and in the VIP installation at the following location:

\$DESIGNWARE\_HOME/vip/svt/common/latest/doc/uvm\_install.pdf

The VIP setup should be completed before executing the steps in this document.

Setting Up the VIP Integrating the VIP VIP Stimulus Simulation Instantiation Generation Install VIP Connect Simulate Create Interfaces Sequence Test Set VIP Licenses Debug Create Instantiate Create VIP Test Simulation Project Directory Configure Run VIP Sanity Test

Figure 1-1 VIP Integration and Test Work Flow

You are assumed to be familiar with the JEDEC UFS protocol and UVM. For more information on the VIP, see the *VC Verification IP JEDEC UFS UVM User Guide* on SolvNet (click here) or in the VIP installation at the following location:

\$DESIGNWARE\_HOME/vip/svt/jedec\_ufs\_svt/latest/doc/jedec\_ufs\_svt\_uvm\_user\_guide.pdf

2

# Integrating the VIP into a User Testbench

The VC VIP for JEDEC UFS provides advanced SystemVerilog verification components and data objects that are compliant to UVM. Integrating these components and objects into any UVM compliant testbench is straightforward. For a complete list of VIP components and data objects, see the main page of the VC VIP JEDEC UFS Class Reference (only in HTML format) at the following location:

\$DESIGNWARE\_HOME/vip/svt/jedec\_ufs\_svt/latest/doc/jedec\_ufs\_svt\_uvm\_class\_reference/html/index.html

#### 2.1 VIP Testbench Integration Flow

The JEDEC UFS agent (svt\_jedec\_ufs\_host\_agent/svt\_jedec\_ufs\_device\_agent) is the top-level component provided by the VIP for modeling UFS Host and Device agents. This generic agent encapsulates the following components:

- Sequencer
- Monitor
- Driver

You can instantiate and construct the JEDEC UFS agent in the top-level environment of your UVM testbench.

Figure 2-1 Top-level Architecture of a JEDEC UFS VIP Testbench




Figure 2-1 is a top-level architecture of a simple VC VIP for JEDEC UFS testbench. The steps for integrating the VIP into a UVM testbench are described in the following sections:

- "Connecting the VIP to the DUT"
- "Instantiating and Configuring the VIP"
- "Creating a Test Sequence"
- "Creating a Test"

The code snippets presented in this chapter are generic and can be applied to any UVM compliant testbench. For more information on the code usage, see the following example:

```
$DESIGNWARE_HOME/vip/svt/jedec_ufs_svt/latest/examples/sverilog/
tb_jedec_ufs_svt_uvm_basic_sys
```

#### 2.1.1 Connecting the VIP to the DUT

The following are the steps to establish a connection between the VIP to the DUT in your top-level testbench:

Include the standard UVM and VIP files and packages.

```
`include "svt_jedec_ufs.uvm.pkg"
  import uvm_pkg::*;

`include "uvm_macros.svh"
  import svt_uvm_pkg::*;
  import svt_mem_uvm_pkg::*;
  import svt_mphy_component_uvm_pkg::*;
  import svt_mipi_unipro_uvm_pkg::*;
  import svt_jedec_ufs_uvm_pkg::*;
```

#### 2.1.1.1 Topology: DUT as UFS Device

If Host VIP, then follow the following steps:

In testbench top, import UVM package, macros and UFS UVM package. Instantiate Serial interface.

```
svt_mphy_serial_rx_if
mphy_serial_rx_if_devA[`MPHY_RX_LANES]();
svt_mphy_serial_tx_if
mphy_serial_tx_if_devA[`MPHY_TX_LANES]();
```

❖ Declare global slck and sdata signals in top file.

```
/**
    * Instantiate interconnect. This makes the connections between the
interfaces of the
    * TX-DUT Controller I/F and TX-DUT PHY I/F. It has a module to connect
control signals.
    */
    genvar i;
    generate
    for(i=0; i<`MPHY_TX_LANES; i++) begin : mphy_serial
        mphy_svt_hdl_interconnect_sv_wrapper
interconnect_wrapper_serial_tx(mphy_serial_rx_if_devA[i], DUT_tx_if[i]);
        mphy_svt_hdl_interconnect_sv_wrapper
interconnect_wrapper_serial_rx(DUT_rx_if[i], mphy_serial_tx_if_devA[i]);
    end
endgenerate</pre>
```

Connect top-level UFS system interface to Virtual interface of UFS system environment.

```
genvar k;
    generate
    for (k=0; k<`MPHY_TX_LANES; k=k+1) begin
        initial
        begin
        /** Provide the Master and Slave Tx and Rx Serial Interface to the
UFS_SYS_ENV. This step
        * establishes the connection between the MPHY UFS_SYS_ENV and the HDL
Interconnect,
        * wrapper, through the MPHY interface</pre>
```

```
*/
    uvm_config_db#(virtual svt_mphy_serial_tx_if)::set(uvm_root::get(),
    "uvm_test_top.ufs_sys_env",$sformatf("mphy_serial_tx_if_devA[%0d]",k),
    mphy_serial_tx_if_devA[k]);
    uvm_config_db#(virtual svt_mphy_serial_rx_if)::set(uvm_root::get(),
    "uvm_test_top.ufs_sys_env",$sformatf("mphy_serial_rx_if_devA[%0d]",k),
    mphy_serial_rx_if_devA[k]);
    end
    end
    end
    end
    end
    endendereate
```

The uvm\_config\_db command connects the top-level JEDEC UFS interface to the virtual interface of the JEDEC UFS system environment. The uvm\_test\_top represents the top-level module in the UVM environment. The env is an instance of your testbench environment. The ufs\_system\_env is instance of JEDEC UFS system environment .

#### 2.1.2 Instantiating and Configuring the VIP

The following are steps to instantiate and configure the JEDEC UFS system environment in your testbench environment.

Create a customized JEDEC UFS system configuration class by instantiating host and device agent configuration (svt\_jedec\_ufs\_agent\_configuration) classes and specifying the required configuration parameters.

#### For example,

```
class ufs_system_configuration extends uvm_object;
  * Configuration object for host
 rand svt_jedec_ufs_agent_configuration host_cfg;
 `uvm_object_utils_begin(ufs_system_configuration)
    `uvm_field_object
                       (host_cfg,
                                   UVM_ALL_ON UVM_REFERENCE)
  `uvm_object_utils_end
  /**
  * Constructor
   */
  function new(string name = "ufs_system_configuration");
   super.new(name);
   host_cfg =
svt_jedec_ufs_agent_configuration::type_id::create("host_cfg");
   host_cfg.protocol_transport_cfg = new();
   host_cfg.protocol_transport_cfg.is_host = 1'b1;
   host_cfg.pa_avail_tx_data_lanes = `MPHY_TX_LANES;
   host_cfg.pa_avail_rx_data_lanes = `MPHY_RX_LANES;
     host_cfg.initial_transport_status[0] = new();
          host cfq.initial network status = new();
          host cfq.initial data link status = new();
          host_cfg.initial_phy_adapter_status = new();
          host_cfg.cport_cfg[0] = new();
     host_cfg.protocol_transport_cfg.device_cfg = new();
          host cfq.cport cfq[0].cport id = 0;
           host_cfg.initial_network_status.n_device_id = 0;
          host cfq.initial transport status[0].t peer cport id = 0;
         host_cfg.initial_transport_status[0].t_peer_cport_id_init
          host cfq.initial transport status[0].t peer device id =
     1;
     host_cfg.initial_transport_status[0].t_peer_device_id_init =
          host_cfg.initial_transport_status[1].t_peer_device_id =
     1;
     host cfq.initial transport status[1].t peer device id init =
     1;
```

```
host_cfg.initial_transport_status[2].t_peer_device_id = 1;
host_cfg.initial_transport_status[2].t_peer_device_id_init =
1;
host_cfg.initial_phy_adapter_status.pa_connected_tx_data_lane
= 2;
host_cfg.initial_phy_adapter_status.pa_connected_rx_data_lane
= 2;
host_cfg.initial_phy_adapter_status.pa_connected_tx_data_lane
_{reset} = 2;
host_cfg.initial_phy_adapter_status.pa_connected_rx_data_lane
_{reset} = 2i
host_cfg.initial_phy_adapter_status.pa_active_tx_data_lanes =
host_cfg.initial_phy_adapter_status.pa_active_rx_data_lanes =
host_cfg.initial_phy_adapter_status.pa_active_tx_data_lanes_r
eset = 1;
host_cfg.initial_phy_adapter_status.pa_active_rx_data_lanes_r
eset = 1;
    host_cfg.protocol_transport_cfg.enable_ufs_version =
svt_jedec_ufs_protocol_transport_configuration::JEDEC_UFS_VER
SION 2 1;
host_cfg.protocol_transport_cfg.b_max_number_lu = 1;
    host_cfg.initial_protocol_transport_status = new();
    for (int i = 0; i <
this.host_cfg.protocol_transport_cfg.get_max_num_of_luns();
i++)
    begin
host_cfg.initial_protocol_transport_status.lun_status.push_ba
ck(null);
host_cfg.initial_protocol_transport_status.lun_status[i] =
device_cfg.initial_protocol_transport_status.lun_status[i];
host_cfg.protocol_transport_cfg.lun_cfg.push_back(null);
      host_cfg.protocol_transport_cfg.lun_cfg[i] =
device_cfg.protocol_transport_cfg.lun_cfg[i];
    end
```

```
host_cfg.protocol_transport_cfg.is_host = 1'b1;
    host cfg.enable protocol transport cov = 2'b01;
    host cfq.enable protocol transport xml gen = 1'b1;
    host cfq.enable protocol transport reporting = 32'h1;
    host cfg.enable protocol transport tracing = 32'h1;
    host_cfg.enable_protocol_transport_exceptions = 1'b1;
    host_cfg.initial_dme_state =
svt_mipi_unipro_types::DME_LINK_UP_STATE;
    host cfg.enable transport reporting = 1;
    host_cfg.enable_transport_tracing = 1;
    host cfq.enable transport cov = 1;
    host_cfg.enable_transport_xml_gen = 1;
    host cfq.enable network reporting = 1;
    host cfq.enable network tracing = 1;
    host cfq.enable network cov = 1;
    host cfg.enable network xml gen = 1;
    host_cfg.enable_data_link_reporting = 1;
   host_cfg.enable_data_link_tracing = 1;
    host_cfg.enable_data_link_xml_gen = 1;
    host cfq.enable data link cov = 1;
    host_cfg.enable_phy_adapter_reporting = 1;
    host cfq.enable phy adapter tracing = 1;
   host_cfg.enable_phy_adapter_cov = 1;
    host cfq.enable phy adapter xml qen = 1;
   host cfq.enable dme cov = 1;
    host cfq.enable dme xml qen = 1;
    host cfq.enable dme reporting = 1;
    host_cfg.enable_dme_tracing = 1;
   host_cfg.enable_phy_cov = 2'b11;
    host_cfg.enable_phy_xml_gen = 1;
    host cfq.enable phy reporting = 1;
    host_cfg.enable_phy_tracing = 1;
```

For more information on the configuration class, see the svt\_jedec\_ufs\_agent\_configuration *Class References* at the following locations:

```
$DESIGNWARE_HOME/vip/svt/jedec_ufs_svt/latest/doc/
jedec_ufs_svt_uvm_class_reference/html/
class_svt_jedec_ufs_agent_configuration.html
```

Construct the customized JEDEC UFS system configuration and pass the configuration to the JEDEC UFS system environment (instance of svt\_jedec\_ufs\_system\_env) in the build phase of your testbench environment.

```
sys_cfg =
ufs_system_configuration::type_id::create("sys_cfg");

uvm_config_db#(svt_jedec_ufs_agent_configuration)::set(this,
    "host", "cfg", sys_cfg.host_cfg);
```

The ufs\_system\_configuration is the customized JEDEC UFS system configuration as defined in the previous step. The cfg is an instance of this configuration.

#### 2.1.3 Creating a Test Sequence

For more information on the JEDEC UFS base sequence, and the VIP sequence collection, see the Sequence Page of the *VC VIP JEDEC UFS Class Reference* at the following location:

\$DESIGNWARE\_HOME/vip/svt/jedec\_ufs\_svt/latest/doc/jedec\_ufs\_svt\_uvm\_class\_reference/html/sequencepages.html

In addition, a list of random and directed sequences are available in the VIP examples. For more information on the example sequences, see the example directories at the following location:

\$DESIGNWARE\_HOME/vip/svt/jedec\_ufs\_svt/latest/examples/sverilog

#### 2.1.4 Creating a Test

You can create a VIP test by extending the uvm\_test class. In the build phase of the extended class, you construct the testbench environment and set the respective JEDEC UFS sequences.

```
class ufs_system_base_test extends uvm_test;
  ufs_system_env ufs_sys_env;
  uvm_config_db#(ufs_system_configuration)::set(this,
  "ufs_sys_env", "sys_cfg", cust_sys_cfg);
    ufs_sys_env =
  ufs_system_env::type_id::create("ufs_sys_env",this);
  uvm_config_db#(uvm_object_wrapper)::set(this,
  "ufs_sys_env.sys_virt_sequencer.main_phase",
  "default_sequence",backdoor_mem_wr_rd_sequence::type_id::get());
```

#### 2.2 Compiling and Simulating a Test with the VIP

The steps for compiling and simulating a test with the VIP are described in the following sections:

- "Directory Paths for VIP Compilation"
- "VIP Compile-time Options"

#### 2.2.1 Directory Paths for VIP Compilation

You need to specify the following directory paths in the compilation commands for the compiler to load the VIP files.

#### 2.2.2 VIP Compile-time Options

The following are the required compile-time options for compiling a testbench with the VC VIP for JEDEC UFS:

- +define+SVT\_UVM\_TECHNOLOGY +define+UVM\_DISABLE\_AUTO\_ITEM\_RECORDING +define+SYNOPSYS\_SV
- Macro
   Description

   SVT\_UVM\_TECHNOLOGY
   Specifies SystemVerilog based VIPs that are compliant with UVM

   UVM\_DISABLE\_AUTO\_ITEM\_RECORDING
   Disables the UVM automatic transaction begin and end event triggering and recording

   SYNOPSYS\_SV
   Specifies SystemVerilog based VIPs that are compliant with UVM

#### 2.2.3 VIP Runtime Option

No VIP specific runtime option is required to run simulations with the VIP. Only relevant UVM runtime options are required.

For example,

+UVM\_TESTNAME=base\_test



# Summary of Commands, Documents, and Examples

#### A.1 Commands in This Document

Display VIP models and examples under the VIP installation directory specified by \$DESIGNWARE\_HOME:

```
% $DESIGNWARE HOME/bin/dw vip setup -info home
```

Add VIP models to the project directory:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -path project_directory -add VIP_model
-svlog
```

Add VIP examples to the directory where the command is executed:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -e VIP_example -svlog
```

#### A.2 Primary Documentation for VC VIP JEDEC UFS

VC VIP UVM Installation and Setup Guide:

\$DESIGNWARE\_HOME/vip/svt/common/latest/doc/uvm\_install.pdf

VC VIP JEDEC UFS Getting Started Guide:

\$DESIGNWARE\_HOME/vip/svt/jedec\_ufs\_svt/latest/doc/jedec\_ufs\_svt\_uvm\_getting\_started.pdf

VC VIP JEDEC UFS Class Reference:

\$DESIGNWARE\_HOME/vip/svt/jedec\_ufs\_svt/latest/doc/jedec\_ufs\_svt\_uvm\_class\_reference/html/index.html

#### A.3 Example Home Directory

Directory that contains a list of VIP example directories:

\$DESIGNWARE\_HOME/vip/svt/jedec\_ufs\_svt/latest/examples/sverilog

View simulation options for each example,

gmake help