



Task 4.1**Figure 4.1:** Regions of operation (NMOS transistor)

Determine the region of operation for each transistor in Fig. 4.1 ($V_T = 0.4V$).

Task 4.2**Figure 4.2:** Different operating modes of the NMOS transistor

Apply V_X over $0.0V < V_{in} < 1.2V$ ($V_T = 0.4V$) to the circuits of Fig. 4.2.

Task 4.3

For a PMOS transistor, calculate the gate capacitance in the cutoff, linear and saturation region. Given: $t_{\text{ox}} = 22\text{\AA}$, $W = 400\text{nm}$, $L = 100\text{nm}$

Assumption: $V_{GS} = 0\text{V}$ in the cutoff area.


Task 4.4

Figure 4.3: Plan view and sectional drawing of an NMOS Transistor

- Calculate ϕ_B and $C_{jb}(V_J)$ of a n^+p junction. It applies $N_D = 10^{20}\text{cm}^{-3}$ and $N_A = 3 \cdot 10^{17}\text{cm}^{-3}$.
- Given is $W = 400\text{nm}$, $L = 100\text{nm}$, $x_j = 50\text{nm}$ and $Y = 300\text{nm}$. Calculate C_J in units [fF] for $V_J = 0\text{V}$ and $V_J = -1.2\text{V}$.
- Calculate K_{eq} for $V_1 = -1.2\text{V}$ and $V_2 = 0\text{V}$. Specify the C_J effective for large signal behavior.

Task 4.5

Calculate the overlap capacitance C_{ol} for a $0.13\mu\text{m}$ technology in units [$\text{fF}/\mu\text{m}$].

Given: $T_{\text{poly}}/t_{\text{ox}} = 100$ and the lateral diffusion $L_D = 10\text{nm}$.