




Solution 1.1


**Figure 1.5:** XOR(A,B) in NAND**Figure 1.6:** XNOR(A,B) in NAND**Figure 1.7:** MUX(A,B,S) in NAND

Solution 1.2

$$\begin{aligned}
 F_1 &= \overline{\overline{AC \vee BC}} \\
 &= \overline{AC} \wedge \overline{BC}
 \end{aligned}$$

**Figure 1.8:** Circuit F_1

$$\begin{aligned}
 F_2 &= \overline{\overline{(A \vee B)(\overline{C} \vee B)}} \\
 &= \overline{\overline{A \vee B} \cdot \overline{\overline{C} \vee B}} \\
 &= \overline{\overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{B}}
 \end{aligned}$$

**Figure 1.9:** Circuit F_2

Solution 1.3

a)

$$\begin{aligned} F &= \bar{A} \bar{B} C \vee \bar{A} B \bar{C} \vee A B \bar{C} \\ \bar{F} &= \overline{\bar{A} \bar{B} C \vee \bar{A} B \bar{C} \vee A B \bar{C}} \quad (\text{deMorgan}) \\ &= \overline{\bar{A} \bar{B} C} \wedge \overline{\bar{A} B \bar{C}} \wedge \overline{A B \bar{C}} \\ &= (A \vee B \vee \bar{C}) \wedge (A \vee \bar{B} \vee C) \wedge (\bar{A} \vee \bar{B} \vee C) \\ &= (A \vee B \vee \bar{C}) \wedge (\bar{B} \vee C) \end{aligned}$$

b)

$$\begin{aligned} F &= A B C \vee \bar{A} \bar{B} C \\ \bar{F} &= \overline{A B C \vee \bar{A} \bar{B} C} \\ &= \overline{A B C} \wedge \overline{\bar{A} \bar{B} C} \\ &= (\bar{A} \vee \bar{B} \vee \bar{C}) \wedge (A \vee B \vee \bar{C}) \end{aligned}$$


c)

$$\begin{aligned} F &= A B C \vee A B \bar{C} \vee A \bar{B} \\ &= A B \wedge (C \vee \bar{C}) \vee A \bar{B} \\ &= A B \vee A \bar{B} \\ &= A \\ \bar{F} &= \bar{A} \end{aligned}$$


Complement of an expression means to dualize the given expression in the operation and negate it in the literal. If possible, the expression should be simplified before it is complemented.

Solution 1.4

a) Structure

**Figure 1.10:** Circuit of the RS-Latch (on block level)

b) Logic Automaton Graph

**Figure 1.11:** Logic automaton of the RS-Latch

c) Reduced Switching Table

S	R	nQ	Comment
1	0	1	set
0	1	0	reset
0	0	aQ	store, if ${}^aQ_1 = {}^a\bar{Q}_0$
1	1	0	${}^n\bar{Q}_1 = {}^n\bar{Q}_0$

Table 1.1: Reduced switching table of the RS-Latch

Solution 1.5

a)

aQ	J	K	nQ	${}^n\overline{Q}$
0	0	0	0	1
0	0	1	0	1
0	1	0	1	0
0	1	1	1	0
1	0	0	1	0
1	0	1	0	1
1	1	0	1	0
1	1	1	0	1

Table 1.2: Switching table of the JK-FF

b)


J	K	nQ
0	0	aQ
0	1	0
1	0	1
1	1	${}^a\overline{Q}$

Table 1.3: Reduced switching table of the JK-FF

Solution 1.6

Charge of a capacitance: $Q = C \cdot U$ Current through a capacitance: $I = dQ/dt$

$$I = \frac{dQ}{dt} = \frac{C \cdot \Delta U}{\Delta t} = \frac{25 \cdot 10^{-15} \frac{\text{As}}{\text{V}} \cdot 0.6 \text{V}}{30 \cdot 10^{-12} \text{s}} = 0.5 \text{mA}$$

Solution 1.7**Figure 1.12:** Structure und function

If a voltage (step V_{in}) is applied to the input, a voltage (step response V_{out}) is generated at the capacitor. The capacitor needs a given time to reach its maximum voltage V_{in} .

$$V_{\text{out}} = V_{\text{in}} \left(1 - e^{-\frac{t}{\tau}}\right)$$

$$V'_{\text{out}} = \frac{V_{\text{in}}}{\tau} \cdot e^{-\frac{t}{\tau}}$$

This formula shows the slope (tangent) at each point of the curve.

$$V'_{\text{out}}(0) = V_{\text{in}} \frac{1}{\tau} \Rightarrow \tau = \frac{V_{\text{in}}}{V'_{\text{out}}(0)}, \quad \text{mit } \tau = RC = 12.5\text{k}\Omega \cdot 100\text{fF} = 1.25\text{ns}$$

The formula $V_{\text{out}} = V_{\text{in}}(1 - e^{-\frac{t}{\tau}})$ is resolved to t :

$$t = -\tau \cdot \ln \left(1 - \frac{V_{\text{out}}}{V_{\text{in}}}\right)$$

a)

$$t_1(V_{\text{out}} = 0.6\text{V}) = -1.25\text{ns} \cdot \ln \left(1 - \frac{0.6\text{V}}{1.2\text{V}}\right) = 0.87\text{ns}$$

b)

$$t_2(V_{\text{out}} = 1.2\text{V}) = -1.25\text{ns} \cdot \ln \left(1 - \frac{1.2\text{V}}{1.2\text{V}}\right) = \infty$$

c) 10% to 90% from 1.2 V

$$t_4 - t_3 = -1.25\text{ns} \cdot \ln \left(1 - \frac{0.9 \cdot 1.2\text{V}}{1.2\text{V}}\right) - \left(-1.25\text{ns} \cdot \ln \left(1 - \frac{0.1 \cdot 1.2\text{V}}{1.2\text{V}}\right)\right)$$

$$\approx 2.75\text{ns}$$

Solution 1.8

a) With $v(t) = 1.2V (1 - e^{-t/RC})$ it follows

$$t_{\text{PLH}} = -\ln\left(1 - \frac{0.6}{1.2}\right) \cdot 30\text{k}\frac{\text{V}}{\text{A}} \cdot 1.0 \cdot 10^{-6} \frac{\text{As}}{\text{V}} = 20.8\text{ms}$$


b) With $v(t) = 1.2Ve^{-t/RC}$ follows

$$t_{\text{PHL}} = -\ln\left(\frac{0.6}{1.2}\right) \cdot 12.5\text{k}\frac{\text{V}}{\text{A}} \cdot 1.0 \cdot 10^{-6} \frac{\text{As}}{\text{V}} = 8.66\text{ms}$$

c)

$$\frac{t_{\text{PLH}}}{t_{\text{PHL}}} = \frac{20.8}{8.66} \approx 2.4 \approx \frac{1}{0.4}$$

Solution 1.9



The ratio between two technologies is $0.13\mu\text{m}/0.18\mu\text{m} \sim 0.7$. This also refers to the average edge length of a transistor. The area is $0.7\text{cm} \cdot 0.7\text{cm} \cong 0,5\text{cm}^2$ for the equal number of transistors has halved. When a technology scales by 0.7, then only half the area is needed. In $0.13\mu\text{m}$ technology, a chip of the same size integrates on average an amount of 100 million transistors.

Solution 1.10

n : Amount of technology generations

2: Doubling the performance of this technology

$$2 \cdot 10^9\text{Hz} \cdot 2^n = 10 \cdot 10^9\text{Hz}$$

$$2^n = 5$$

$$n = \text{ld}(5)$$

$$n = 2.3 \quad \text{amount of technology generations}$$

Now it takes 3 years to introduce a technology generation:

$$\Delta n = \text{ld}(5) \cdot 3$$

$$= 2.3 \cdot 3$$

$$= 6.9$$