

**Solution 8.1**

The cross current  $I_{DC}$  flowing through the inverter can be calculated using the current through the pull-down transistor. The pull-down transistor operates in the linear operating range.

$$\begin{aligned} I_{DC} &= \frac{W_N}{L_n} \frac{\mu_n C_{ox}}{\left(1 + \frac{V_{OL}}{E_{CN} L_N}\right)} \left( (V_{DD} - V_{TN}) V_{OL} - \frac{V_{OL}^2}{2} \right) \\ &= 9 \frac{(270 \text{cm}^2/\text{Vs})(1.6 \cdot 10^{-6} \text{F/cm}^2)}{\left(1 + \frac{0.1\text{V}}{0.6\text{V}}\right)} \left( (1.2\text{V} - 0.4\text{V})0.1\text{V} - \frac{(0.1\text{V})^2}{2} \right) = 250\mu\text{A} \end{aligned}$$

The consumed power is  $P = I_{DC} V_{DD} = 250\mu\text{A} \cdot 1.2\text{V} = 300\mu\text{W}$

**Solution 8.2**

- i) For the specified values of  $\#Gatter = 10M$ ,  $\alpha = 0.1$ ,  $C = 20\text{fF}$ ,  $V_{DD} = 1.8\text{V}$  and  $f_{clk} = 500\text{MHz}$  it follows  $P_{single} = \alpha C V_{DD}^2 f_{clk} = 0.1(20 \cdot 10^{-15}\text{F})(1.8\text{V})^2(500 \cdot 10^6\text{Hz}) = 3.24\mu\text{W}$  und  $P_{gesamt} = 10 \cdot 10^6(\text{Gatter}) \cdot 3.24\mu\text{W} = 32.4\text{W}$ .
- ii) For the specified values of  $\#Gatter = 50M$ ,  $\alpha = 0.05$ ,  $C = 10\text{fF}$ ,  $V_{DD} = 1.2\text{V}$  and  $f_{clk} = 1\text{GHz}$  it follows  $P_{single} = \alpha C V_{DD}^2 f_{clk} = 0.05(10 \cdot 10^{-15}\text{F})(1.2\text{V})^2(1 \cdot 10^9\text{Hz}) = 0.72\mu\text{W}$  und  $P_{gesamt} = 50 \cdot 10^6 \cdot 0.72\mu\text{W} = 36\text{W}$ .

The performances are approximately equal, so that it seems as if both executions are equivalent.

- i) With  $t_P = 1/(2f) = 1/(2 \cdot 500 \cdot 10^6\text{Hz}) = 1\text{ns}$  results an energy delay product of  $EDP = P \cdot t_P^2 = 32.4\text{W} \cdot (1\text{ns})^2 = 32.4 \cdot 10^{-18}\text{Js}$ .
- i) With  $t_P = 1/(2f) = 1/(2 \cdot 1 \cdot 10^9\text{Hz}) = 0.5\text{ns}$  results an energy delay product of  $EDP = P \cdot t_P^2 = 36\text{W} \cdot (0.5\text{ns})^2 = 9 \cdot 10^{-18}\text{Js}$ .

The second design has a smaller energy delay product and is therefore cheaper.

**Solution 8.3**

All the work performed on an RC circuit is composed of the dissipated energy at the resistor and the stored energy at the capacitor.

- Time course of the electrical energy that is converted into heat or emitted as heat at the ohmic resistor during the charging process:

$$\begin{aligned} E_R(t) &= \int_0^t dE_R(t) = \int_0^t P_R(t) dt = \int_0^t i_c(t) V_R(t) dt \\ E_R(t = \infty) &= \int_0^{\infty} C \cdot \frac{dV_{out}(t)}{dt} (V_{in}(t) - V_{out}(t)) dt = C \int_0^{V_{DD}} (V_{DD} - V_{out}) dV_{out} \\ &= \frac{1}{2} C V_{DD}^2 \end{aligned}$$

- Time course of the electrical energy that is stored as potential energy at the capacitor during the charging process:

$$\begin{aligned} E_C(t) &= \int_0^t dE_C(t) = \int_0^t P_C(t) dt = \int_0^t i_c(t)V_C(t) dt \\ E_C(t = \infty) &= \int_0^{\infty} C \cdot \frac{dV_{\text{out}}(t)}{dt} V_{\text{out}}(t) dt = C \int_0^{V_{\text{DD}}} V_{\text{out}} dV_{\text{out}} \\ &= \frac{1}{2} CV_{\text{DD}}^2 \end{aligned}$$


---

### Solution 8.4

This applies to NMOS and PMOS:

$$\begin{aligned} (I_{\text{Dsat}})_N &= W_n v_{\text{sat}} C_{\text{ox}} \frac{(V_{\text{DD}} - V_{\text{TN}})^2}{(V_{\text{DD}} - V_{\text{TN}}) + E_{\text{CN}} L_N} \\ &= (0.1 \cdot 10^{-4} \text{cm})(8 \cdot 10^6 \text{cms}^{-1})(1.6 \cdot 10^{-6} \text{Fcm}^{-2}) \frac{(1.2V - 0.4V)^2}{(1.2V - 0.4V) + 0.6V} \\ &\approx 60 \mu\text{A} \end{aligned}$$

$$R_N = \frac{V_{\text{DD}}/2}{0.7(I_{\text{Dsat}})_N} = \frac{1.2V/2}{0.7(60 \mu\text{A})} = 14.5 \text{k}\Omega$$

$$\begin{aligned} (I_{\text{Dsat}})_P &= W_p v_{\text{sat}} C_{\text{ox}} \frac{(V_{\text{DD}} - |V_{\text{TP}}|)^2}{(V_{\text{DD}} - |V_{\text{TP}}|) + E_{\text{CP}} L_P} \\ &= (0.1 \cdot 10^{-4} \text{cm})(8 \cdot 10^6 \text{cms}^{-1})(1.6 \cdot 10^{-6} \text{Fcm}^{-2}) \frac{(1.2V - 0.4V)^2}{(1.2V - 0.4V) + 2.4V} \\ &\approx 25 \mu\text{A} \end{aligned}$$

$$R_P = \frac{V_{\text{DD}}/2}{0.7(I_{\text{Dsat}})_P} = \frac{1.2V/2}{0.7(25 \mu\text{A})} = 33.5 \text{k}\Omega$$


---

### Solution 8.5

The input capacity is  $C_G = C_g(W_N + W_P) = C_g(3W + 2W) = C_g(5W)$ .

The intrinsic capacity is  $C_{\text{self}} = C_{\text{eff}}(W_N + W_P)$ ,  $C_{\text{self}}/(1\mu\text{F}) = (0.5 \cdot 2 + 0.25 \cdot 2 + 0.5)(2W) + (0.5 + 0.25)(3W) + (0.5 \cdot 2 + 0.25 \cdot 3)(3W)((V_{\text{DD}} - V_{\text{TN}})/V_{\text{DD}}) + (0.25)(3W)((2V_{\text{DD}} - V_{\text{TN}})/V_{\text{DD}}) = 4W + 2.25W + 5.25W + 1.5W - 6W(V_{\text{TN}}/V_{\text{DD}}) = 13W - 6W(V_{\text{TN}}/V_{\text{DD}})$ .

The NMOS transistors share the source/drain areas. Two PMOS transistors share their drain areas.


**Solution 8.6**

$C_g$  and  $C_{\text{eff}}$  are for an inverter in  $0.13\mu\text{m}$  or  $0.18\mu\text{m}$  the same,  $C_g = C_{\text{ox}}L + 2C_{\text{ol}} = 1.6\text{fF}/\mu\text{m} + 2(0.25\text{fF}/\mu\text{m}) \approx 2\text{fF}/\mu\text{m}$  und  $C_{\text{eff}} = C_j + 2C_{\text{ol}} = 0.5\text{fF}/\mu\text{m} + 2(0.25\text{fF}/\mu\text{m}) \approx 1\text{fF}/\mu\text{m}$ . This results for its capacities:

$$C_{\text{fanout}} = 4C_g(W_n + W_p) = 4(2\text{fF}/\mu\text{m})(4\lambda + 8\lambda) = 96\lambda\text{fF}$$


$$C_{\text{self}} = C_{\text{eff}}(W_n + W_p) = (1\text{fF}/\mu\text{m})(4\lambda + 8\lambda) = 12\lambda\text{fF}$$

$$C_{\text{load}} = C_{\text{fanout}} + C_{\text{self}} + C_{\text{wire}} = 96\lambda\text{fF} + 12\lambda\text{fF} + 0 = 108\lambda\text{fF}$$

**Solution 8.7**

**Figure 8.3:** Positive edge triggered RS-FF (low-active)

$S$	$R$	$Q_1$	$Q_0$	Comment
0	0	$\bar{Q}_0$	$\bar{Q}_1$	hold ( $\bar{Q}_0 = Q_1$ )
0	1	0	1	reset
1	0	1	0	set
1	1	0	0	don't care



**Figure 8.4:** RS Latch realized by NOR Gates (high-active)


$C$	$Z_1$	$Z_0$	$S$	$R$	$Z_1$	$Z_0$	$Q_1$	$Q_0$
1	0	0	0	0	*	*	undef	
1	0	0	0	1	*	*	undef	
1	0	0	1	0	*	*	undef	
1	0	0	1	1	*	*	undef	
1	0	1	0	0	0	1	stable	
1	0	1	0	1	0	1	stable	
1	0	1	1	0	0	1	stable	
1	0	1	1	1	0	1	stable	
1	1	0	0	0	1	0	stable	
1	1	0	0	1	1	0	stable	
1	1	0	1	0	1	0	stable	
1	1	0	1	1	1	0	stable	
1	1	1	0	0	1	1	stable	
1	1	1	0	1	1	0	reset	
1	1	1	1	0	0	1	set	
1	1	1	1	1	*	*	undef	
0	—	—	—	—	1	1	stable	


$Z_1$	$Z_0$	$Q_1$	$Q_0$	Comment
0	0	1	1	don't care
0	1	1	0	set
1	0	0	1	reset
1	1	$\bar{Q}_0$	$\bar{Q}_1$	hold ( $\bar{Q}_0 = Q_1$ )

**Table 8.1:** Switching sequence tables

With  $\bar{R} = D$  and  $\bar{S} = \bar{D}$  it becomes a positive edge-controlled D-FF. With the new

**Figure 8.5:** Positive edge triggered D-FF (high-active)

lines ( $S, R$ ) the D-FF can be initialized to  $(Q_1, Q_0) \in \{[01], [10], [11]\}$ .



**Figure 8.6:** Contributions to the input capacity of D are only the input of  $M^2$

$C$	$Z_1$	$Z_0$	$D$	$Z_1$	$Z_0$	$Q_1$	$Q_0$	$E$	Comment
1	0	0	1	*	*	*	*	*	undef
1	0	0	0	*	*	*	*	1	undef
1	0	1	1	0	1	set	0	0	stable
1	0	1	0	0	1	set	1	1	stable
1	1	0	1	1	0	reset	1	1	stable
1	1	0	0	1	0	reset	1	1	stable
1	1	1	1	0	1	set	0	0	stable
1	1	1	0	1	0	reset	1	1	stable
0	—	—	—	1	1	hold			

**Table 8.2:** Switching sequence table