

Solution 10.1

With clock feedthrough, changes in the voltage of a driven node are switched through to an isolated node proportionally to the coupling capacitance. The voltage jumps at the capacitance.

In contrast to this, charge sharing equalizes different node potentials of two isolated nodes in the event of an abrupt connection between them.

Solution 10.2

All nodes are initially set to 0V. First we calculate the input voltages for the gate nodes of the first row of the voltage field, $V_{DD} - V_T(V_{out})$. The resulting source voltages of the first row are also input voltages for the gate nodes of the second row of the voltage field, $V_{DD} - 2V_T(V_{out2})$.

The same applies to the gate nodes of the third line of the voltage field $V_{DD} - 3V_T(V_{out3})$. However, this value is below 0V (GND).

$$\begin{aligned}
 V_{out} &= V_{DD} - V_T = V_{DD} - V_T(V_{SB}) \\
 &= V_{DD} - (V_{T0} + \gamma(\sqrt{V_{SB} + 2|\phi_F|} - \sqrt{2|\phi_F|})) \\
 &= 1.2V - (0.4V + 0.2V^{1/2}(\sqrt{V_{out} + 2|-0.44V|} - \sqrt{2|-0.44V|})) \\
 &= 0.8V - 0.2V^{1/2}\sqrt{V_{out} + 0.88V} + 0.2V^{1/2}\sqrt{0.88V} \\
 &= 0.99V - 0.2V^{1/2}\sqrt{V_{out} + 0.88V}
 \end{aligned}$$

Solution by iteration, starting with the optimistic value $V_{out} = 1.2V$:

	^a V_{out}	ⁿ V_{out}
i=1	1.20V	0.70V
i=2	0.70V	0.74V
i=3	0.74V	0.73V
	0.73V	0.73V

We also calculate V_{out2} and V_{out3} .




Figure 10.4: Multi-Voltage-Array

Solution 10.3

First V_Q is calculated.

$$\begin{aligned} V_Q &= V_{DD} - V_T = V_{DD} - \left(V_{T0} + \gamma \left(\sqrt{V_{SB} + 2|\Phi_F|} - \sqrt{2|\Phi_F|} \right) \right) \\ &= 1.8V - \left(0.5V + 0.3V^{1/2} \left(\sqrt{V_Q + 0.85V} - \sqrt{0.85V} \right) \right) = 1.15V \end{aligned}$$

Since this is slightly below 1.3V (voltage at which the PMOS is switched on), it is assumed that the PMOS is „ON“. V_{SG} of the PMOS is relatively low and V_{SD} of the PMOS is relatively high. It is very likely that the transistor is in saturation. Similarly for the NMOS, its V_{GS} is HIGH and its V_{DS} is LOW. It is most likely in the linear range. Therefore $I_{SDP}(\text{sat}) = I_{DSN}(\text{lin})$:

$$\begin{aligned} \frac{W_P v_{\text{sat}} C_{\text{ox}} (V_{SGP} - |V_{TP}|)^2}{V_{SGP} - |V_{TP}| + E_{CP} L_P} &= \frac{W_N \mu_N C_{\text{ox}} ((V_{GSN} - V_{TN}) V_{DSN} - (V_{DSN}^2 / 2))}{L_N (1 + V_{DSN} / (E_{CN} L_N))} \\ \frac{W_P v_{\text{sat}} C_{\text{ox}} (V_{DD} - V_Q - V_T)^2}{V_{DD} - V_Q - V_T + E_{CP} L_P} &= \frac{W_N \mu_N C_{\text{ox}} \left((V_Q - V_T) V_{\bar{Q}} - (V_{\bar{Q}}^2 / 2) \right)}{L_N (1 + V_{\bar{Q}} / (E_{CN} L_N))} \end{aligned}$$

With $(1 + V_{\bar{Q}} / (E_{CN} L_N)) \approx 1$ and $(V_{\bar{Q}}^2 / 2) \approx 0$ follows $V_{\bar{Q}} \approx 0.0080V$.


For the clock from HIGH to LOW, a feedthrough occurs at node Q . To determine it, we need all involved capacities. The capacity between clock and node Q is $C_{GS} = C_{OL} = (0.25fF/\mu m)(0.2\mu m) = 0.05fF$, die Kapazität zwischen Knoten Q und GND ist $C_Q = C_{SBN} + C_{\text{in,inv}} = C_j W + 3C_g W = (0.5)(0.2)fF + 3(2)(0.2)fF = 1.38fF$. Thus the following applies

$$\Delta V_Q = \frac{C_{GS} \Delta V_{CLK}}{C_{GS} + C_Q} = \frac{0.05fF(-1.8V)}{0.05fF + 1.38fF} = -0.06V$$

and the new value $V_Q := V_Q + \Delta V_Q = 1.15V - 0.06V = 1.09V$. Da V_Q is above the switching voltage V_S . The circuit is stable.

$V_{\bar{Q}}$ is also calculated from the current equations:

$$\begin{aligned} V_{\bar{Q}} &\approx \frac{W_P L_N v_{\text{sat}} C_{\text{ox}} (V_{DD} - V_Q - V_{T0})^2}{W_N \mu_N C_{\text{ox}} (V_Q - V_{T0}) (V_{DD} - V_Q - V_{T0} + E_{CP} L_P)} \\ &\approx \frac{(0.4 \times 10^{-4})(0.2)(8 \times 10^6) C_{\text{ox}} (1.8 - 1.09 - 0.5)^2 V}{(0.2)(270) C_{\text{ox}} (1.09 - 0.5) (1.8 - 1.09 - 0.5 + 4.8)} \approx 0.016V \end{aligned}$$

Solution 10.4**Figure 10.5:** Operating States of Pass Transistors