

Task 10.1

Explain the difference between clock feedthrough and charge sharing.


Task 10.2

Figure 10.1: Multi-Voltage-Array

Calculate the Voltage at all nodes of the Multi-Voltage-Array in Figure 10.1 taking into account the body effect. All nodes are at 0V at the beginning. Use the values of a $0.13\mu\text{m}$ technology ($2|\Phi_F| = 0.88\text{V}$, $\gamma = 0.2\text{V}^{1/2}$, $V_T = 0.4\text{V}$, $V_{DD} = 1.2\text{V}$).


Task 10.3

Figure 10.2: Dynamic (Positive Edge Controlled) D-Latch

For the dynamic D latch in Fig. 10.2, estimate the output voltages for Q and \bar{Q} , for the clock (CLK) at the input from LOW (GND) to HIGH (V_{DD}) and HIGH (V_{DD}) to LOW (GND). Consider Clock Feedthrough. Use the parameters of a $0.18\mu\text{m}$ CMOS technology. ($W = 200\text{nm}$, $\mu_n = 270\text{cm}^2/\text{Vs}$, $\mu_p = 70\text{cm}^2/\text{Vs}$, $C_{ox} = 1\mu\text{F}/\text{cm}^2$, $V_{TN} = 0.5\text{V}$, $V_{TP} = -0.5\text{V}$, $V_{DD} = 1.8\text{V}$, $L = 200\text{nm}$, $E_{CNL} = 1.2\text{V}$, $E_{CPL} = 4.8\text{V}$, $v_{sat} = 8 \cdot 10^6\text{cm/s}$)

Task 10.4

Add Source (S), Drain (D) and the value of V_{out} to the pass transistors.








Figure 10.3: Operating States of Pass Transistors