

Index

- Active and passive elements in SPICE,
 - 534–540
 - element specific parameters, 536–537
 - element syntax, 537–540
 - instance name, 534
 - models, 535–536
 - nodes, 535
 - resistor passive element, 535
 - SPICE prefixes and exponents, 536
 - syntax of element names, 534
 - values, 535
- Adder function
 - in domino logic, 341
- Address transition detection (ATD) circuits,
 - 379
- Alignment design rules, 105
- Alpha-power law model, 66–68
 - of MOS transistors, 67
 - parameters for, 67–68
- Aluminum processes
 - cross-sections of, 442
- Aluminum wires
 - four-layer, 5
- Analysis statements for SPICE, 541–545
 - comments, 544
 - dc, 542–544
 - .end statement, 545
 - .ic statement, 544–545
 - plotting and printing statements, 544
 - transient, 541–542
- AND decoders, 365
- AND logic gates
 - designing an 8-input, 296–297
 - using CMOS transmission gates, 323
- AND/NAND function
 - dual-rail domino, 347
- Antenna diodes
 - to discharge metal lines, 475
 - proper placement of, 476
- Antenna effects, 473–477
 - metal line jogs to avoid, 477
- Area capacitance
 - modeling, 460
- Area components, 458
- Associative memory lookup mechanism, 401
- ATD. *See* Address transition detection circuit
- Band-bending
 - at strong inversion, 47–48
- Binning process
 - in BSIM3, 122–123
- Bipolar digital gate circuits, 558
 - layout of a dual 4-input TTL NAND gate, 559
 - standard 2-input TTL NND gate circuit, 559
- Bipolar junction transistors (BJT), 547–550
 - excess minority carrier concentration in neutral base region, 549
- Bipolar junction transistors (BJTs)
 - inverter switching times, 557–558
 - model for circuit simulation, 552–553
- Bipolar transistors and circuits, 547–562
 - bipolar digital gate circuits, 558
 - bipolar transistor inverter, 553–554
 - input clamp diodes, 561–562
 - propagation delay time, 561

- Bipolar transistors and circuits—*Cont.*
 - Schottky-barrier diode, 550–551
 - Schottky-clamped inverter, 556–557
 - standard transistor-transistor logic (54/74 TTL), 562
 - voltage transfer characteristics, 554–556, 558–561
- Bistable circuits, 215–216
 - cross-coupled inverters and corresponding VTC, 215
- Bitline partitioning
 - to reduce delay, 393
- Bitline voltages
 - for “1” and “0” in DRAM, 418
- BJT. *See* Bipolar junction transistors
- Block diagrams
 - 64-kbit DRAM, 420
 - basic PLL, 516
 - CAM and SRAM array, 404
- Body-effect, 49
- Branching effort and sideloads, 297–301
 - branching factor, 298
 - computing delay with “sideloads,” 299–300
- BSIM3 model, 117–131
 - binning process in, 122–123
 - capacitance models, 130
 - linear and saturation regions, 126–128
 - mobility model, 126
 - short-channel threshold voltage, 123–125
 - source/drain resistance, 131
 - subthreshold current, 128–129
- BSIM3v3 model parameters for SPICE, 117–121
 - capacitance parameters, 120–121
 - general, W , L , TOX parameters, 117–118
 - mobility parameters, 118–119
 - subthreshold, substrate, DIBL parameters, 119–120
 - temperature parameters, 120
- Buffer insertion
 - for very long wires, 453–457
- Buffer sizes
 - for clock trees, 510
- CAM. *See* Content-addressable memories
- Capacitance
 - models, 130
 - overlap, 79–80
- Capacitance—*Cont.*
 - parameters, 120–121
 - $p\bar{n}$ junction, 73–79
 - and resistance of interconnect, 100
 - thin-oxide, 71–73
- Capacitance calculations
 - for inverter, 267
 - wire dimensions for, 101
 - for the wordline and bitlines, 377
- Capacitance calculators
 - wire dimensions for, 443
- Capacitances of the MOS transistor, 70–80
 - overlap capacitance, 79–80
 - $p\bar{n}$ junction capacitance, 73–79
 - thin-oxide capacitance, 71–73
- Capacitive feedthrough, 313–316
 - clock feedthrough, 313, 315–316
 - dynamic circuit effects of, 314
- Capacitive noise or crosstalk, 467–468
 - coupling noise analysis, 467
- Capacitors, 538–540
- Carrier drift velocity
 - versus electric field, plot of, 61
- Carrier velocity
 - versus electric field, 60
- Cascaded gates
 - domino, 340
- Channel length modulation, 55
- Charge-pumps, 518
- Charge sharing, 316–318
 - in domino logic, 343, 345–346
 - dynamic, 317
- Chip packaging options, 487
- Circuit simulation and analysis, 24–26
 - modeling the MOS transistor for, 107–110
 - MOS models in SPICE, 107–108
 - specifying MOS transistors, 108–110
- Clock design
 - power grid and, 483–528
- Clock distribution, 511–514, 522–528
 - buffer sizes for clock trees, 510
 - clock hierarchy of 600 MHz alpha microprocessor, 523
 - electromigration effects in signal lines due to ac and dc current flow, 513
 - for high-performance designs, 509–511
 - symmetric clock trees, 509
- Clock feedthrough, 313, 315–316

- Clock generation, 507–508
latch-based, 508
with a transmission gate delay, 508
using a ring oscillator, 507
- Clock hierarchy
of 600 MHz alpha microprocessor, 523
- Clock jitter, 500–501
- Clock latency, 499
- Clock skew, 501–504
definitions, 499
effect on cycle time, 503
effect on functionality, 504
- Clock synchronization
on-chip PLL for, 515
- Clock trees
routing for industrial chip, 512
signal EM failures in, 514
symmetric, 509
wire widths, 510
- CMOS. *See* Complementary MOS transistors
- CMOS-SOI technology
structure of, 137
- CMOS transmission gate logic, 318–333
CMOS transmission gate and logic symbol, 319
- CMOS transmission gate delays, 325–331
logical effort with CMOS transmission gates, 331–333
- multiplexers using CMOS transfer gates, 320–325
transmitting low and high signals, 319
- Column decoding
and multiplexing, 380
two-level tree decoder for a 4-bit column address, 382
- Column pull-ups, 378–380
address transition detection circuit, 379
configurations, 378
- Column selection, 380–382
- Comments, 544
- Complementary MOS (CMOS) inverters, 168–178
characteristics, 168
comparison with pseudo-NMOS inverters, 178, 183–184
dc analysis, 168–176
delay calculation, 252
layout design, 176–178
- Complementary MOS (CMOS)
inverters—*Cont.*
- NAND and NOR gates, device sizes for, 199
- schematic, 18
- Complementary MOS (CMOS) transistors.
See also Complex CMOS gates
basic CMOS gate sizing, 198–202
CMOS NOR and NAND gates, 197
D-latch using transfer gates, 334
fanin and fanout considerations, 202–205
gate circuits, 197–209
gate sizing, without including velocity saturation, 255
high-speed logic design, 249–308
implementation of multiplexer circuits, 214
- latch-up, 134–136
- NOR and NAND gates, 197
- RC model for transmission gates, 325
- structure, 41
- typical D-latch implementation in, 335
- voltage transfer characteristics of gates, 205–209
- Complete power equation, 237
- Complex CMOS gates, 209–212
complex CMOS gate circuits, 211–212
generalized complex gate representation, 211
- Computer-aided design of digital circuits, 24–26
circuit simulation and analysis, 24–26
deep submicron physical design flow, 25
- Contact holes
etching into the insulator, 97
- Content-addressable memories (CAM), 400–407
arrangement of lookup array, 402
associative memory lookup mechanism, 401
- block diagram of CAM and SRAM array, 404
- CAM cell schematic and layout, 403
- cell schematic and layout, 403
- delay of match array, 406–407
- reordering XOR transistors for improved speed, 405

- Contour plot
 - on a digital IC, 22
- Copper processes
 - cross-sections of, 442
- Coupled nets
 - transient analysis of, 466
- Coupling capacitance, 20, 23, 457–463
 - area, lateral, and fringing components, 458
 - area capacitance, 458, 460
 - capacitances associated with middle conductor, 459
 - fringing capacitance, 458, 461
 - interconnect, 457–468
 - lateral capacitance, 458, 460
 - between lines, 463
- Coupling delays, 463–467
 - circuit for analysis of, 464
 - handling coupling using k -factors, 466
 - spacing versus shielding to reduce, 465
 - transient analysis of coupled nets, 466
- Coupling noise analysis, 467
- Coupling problems
 - layout solutions to, 505
- Critical field, 60–61
- Cross-coupled inverters
 - and corresponding VTC, 215
- Crosstalk, 467–468
- Current equations for velocity-saturated devices, 61–66
 - current ratio for 0.13 μm , 66
 - effect of mobility and velocity saturation on device sizes, 64
- NMOS and PMOS currents in saturation for 0.13 μm technology, 64–65
- NMOS and PMOS saturation voltages for 0.18 μm technology, 63
- Current sensing amplifier, 424
- Current-starved inverter, 521
- Current-voltage characteristics
 - of a 0.18 μm process, 58
 - first-order, 52–57
- Cycle time
 - effect of skew on, 503

- D flip-flops and latches, 223–227
 - AOI implementation of D-latch, 227
 - D-flop operation, 225
 - D-latch operation, 225
- D flip-flops and latches—*Cont.*
 - edge-triggered D-flop, 224
 - flip-flop timing parameters, 226
 - gate level realization of D-latch, 227
 - latch timing parameters, 226
 - positive-edge triggered, 9, 336
 - transparent D-latch, 224
 - truth table, 224
- D-flop operation, 225
 - edge-triggered, 224
- D-latch operation, 225
 - gate level realization of, 227
 - implementation in CMOS, 335
 - transparent, 224
- dc analysis of CMOS inverter, 168–176
 - CMOS inverter characteristics, 168
 - computing in 0.13 μm technology, 171
 - computing in 0.18 μm technology, 174–176
 - region I: n -off, p -lin, 169
 - region II: n -sat, p -lin, 170
 - region III: n -sat, p -sat, 170–171
 - region IV: n -lin, p -sat, 172
 - region V: n -lin, p -off, 172–174
 - SPICE analysis in 0.18 μm technology, 174–176
- dc power dissipation
 - for pseudo-NMOS inverter in 0.13 μm technology, 237
- Decoder design
 - in 0.18 μm technology, 395–397
 - decoder topology, branching, and wire loads, 397
 - SRAM layout and timing information, 396
- Decoupling capacitance design, 493–495
 - on-chip decap using MOS capacitance, 494
 - on-chip decoupling capacitance, 494
 - simulation of patch area of chip, 495
- Deep submicron CMOA transistor structure, 96
- Deep submicron digital IC design, 1–34
 - brief history of IC industry, 3–6
 - challenges ahead, 26–31
 - computer-aided design of digital circuits, 24–26
 - digital integrated circuit design, 15–24
 - review of digital logic gate design, 6–15

- Deep submicron interconnects, 19–24
coupling capacitance, 20, 23
integrated circuit layout dominated by routing, 20
interconnect resistance, effect of, 21
physical design flow, 25
power and signal lines in DSM logic circuits, 23
wire resistance, 20
- Delay calculations
improving with input slope, 267–276
for inverter driving four fanout inverters, 273–274
with “sideloads,” 299–300
with step and ramp inputs, 270–272
- Delays. *See also* Coupling delays
versus fanout, 281
for inverter driving a long wire, 452
of match array, 406–407
with and without resistance effects for short wires, 450–451
- DeMorgan’s Law
schematic rendition of, 203
using to convert AND to NOR, 203
- Depletion layer
fixed charge calculation, 48–49
- Design house and foundry
flow of data between, 104, 530
- Design rules, 105
- Device sizes
effect of mobility and velocity saturation on, 64
- DIBL. *See* Drain-induced barrier lowering
- Differential voltage sense amplifier, 385–386
- Digital circuits
ideal, 10
- Digital integrated circuit design, 15–24
basic transistor structure, 17
CMOS versus NMOS, 17–19
deep submicron interconnect, 19–24
MOS transistor structure and operation, 16–17
- Digital logic gate design, 6–15
basic logic functions, 6–9
basic logic gates, 7
definition of noise margin, 11–12
definition of transient characteristics, 12–14
implementation of logic circuits, 9–11
- Digital logic gate design—*Cont.*
positive-edge triggered D-type flip-flop, 9
power estimation, 14–15
- Divided wordline strategy
to reduce power and delay, 392
- Domino logic, 336–349
adder function in domino logic, 341
connecting dynamic gate, 339
domino cascaded gates, 340
dual-rail (differential), 346–348
dual-rail (differential) domino logic, 346–348
dynamic gate implementations, 337–338
evolution from static gate to dynamic gate, 337
general structure of a dynamic gate, 339
limitations of, 343–346
limitations of domino logic, 343–346
logical effort for domino gates, 342–343
self-resetting circuits, 349
- Double bitline configuration, 370
- Drain-induced barrier lowering (DIBL), 6, 118–119
- DRAM. *See* Dynamic RAMs
- Dual-rail (differential) domino logic, 346–348
dual-rail domino AND/NAND function, 347
dual-rail domino with keeper devices, 348
dual-rail XOR/XNOR domino gate, 348
structure of, 347
- Dynamic cells
one-transistor, 415–419
three-transistor, 414–415
- Dynamic charge sharing, 317
- Dynamic D-latches and D flip-flops, 333–336
CMOS D-latch using transfer gates, 334
positive edge-triggered D-type flip-flop, 336
progression of simple D-latches, 333
typical D-latch implementation in CMOS, 335
- Dynamic gates
connecting, 339
general structure of, 339
implementations of, 337–338

- Dynamic RAMs (DRAM)
 - external characteristics of, 419–421
 - trench and stack capacitors, 416
- Dynamic read-write memories, 413–421
- Dynamic (switching) power, 228–235
 - activity factor calculation, 230
 - comparison of hand calculation of power with SPICE, 230–231
 - dynamic power dissipation considerations, 229
 - glitch example using NOR gate, 233–235
 - short-circuit current flow during switching process, 231
- Edge-triggered D-flop, 224
- Eight-input AND gate, 202
- Electromigration (EM), 488–491
 - effects in signal lines due to ac and dc current flow, 513
 - failure in power bus, 489
 - plots before and after repairs, 497
- Element names, 534
- Element syntax in SPICE, 537–540
 - MOSFET, 540
 - pulse waveform, 539
 - resistors, capacitors, and inductors, 538–540
 - RLC circuit, 539
 - transmission gate, 540
 - voltage and current sources, 537–538
- Elmore delay calculation, 446–449
 - distributed RC line as a lumped RC ladder, 446
 - Elmore delay of a simple RC tree, 448–449
 - lumped RC versus distributed RC output waveforms, 447
 - RC ladder for Elmore delay calculation, 448
- EM. *See* Electromigration
- .end statements, 545
- Energy
 - versus 1/delay, 239
- Energy bands
 - for doped *p*-type silicon, 42
 - in the strong inversion condition, 46
- Energy-delay product
 - versus supply voltage, 240
- EPROMs and E²PROMs, 425–432
 - cell structure, 426
 - E²PROM array configurations for write/erase operations, 431
- EPROM cell structure, 426
- EPROM programming, 428–429
- E²PROM read operation, 431
- E²PROM 2T structure, 429
- E²PROM write/erase process, 428
- Fowler-Nordheim tunneling
 - characteristic for 10 nm oxide, 430
 - programming and erasing EPROM device, 427
- Equal input capacitances
 - logical effort using, 289
- Extraction of parameters for MOS LEVEL 1, 114–116
 - MOS transistor parameter extraction, 115
 - SPICE LEVEL 1 model specification, 116
- Fabrication, layout, and simulation, 89–142
 - additional effects in MOS transistors, 131–136
 - BSIM3 model, 117–131
 - IC fabrication technology, 90–103
 - layout basics, 104–107
 - modeling the MOS transistor for circuit simulation, 107–110
 - overview of IC, 90–92
 - parameter variations in, 131
 - silicon-on-insulator (SOI) technology, 136–138
 - SPICE MOS LEVEL 1 device model, 111–116
- Fabrication of transistors, 93–97
 - deep submicron CMOS transistor structure, 96
 - define gate node, 94
 - define gate region, 94
 - define well areas and transistor regions, 94
 - deposit silicide material, 95
 - form *p*-channel transistor source and drain, 95
- Fabrication of wires, 97–103
 - apply and pattern metal material, 98
 - apply layer of insulating material, 97

- Fabrication of wires—*Cont.*
capacitance and resistance of interconnect, 100
comparison of Al and Cu wire resistance, 103
etch contact holes into the insulator, 97
interconnect cross-sections as technology scales, 103
multi-level metal interconnect, 99
wire dimensions for capacitance calculations, 101
Fanin and fanout considerations, 202–205, 258–260
an inverter driving four identical fanouts, 205
components of the loading capacitance on a gate, 258
eight-input AND gate, 202
input capacitance calculation, 259
large output driver creating a problem for fanin gate, 277
multilevel logic implementation of an AND8 function, 204
schematic rendition of DeMorgan's Law, 203
using DeMorgan's Law to convert AND to NOR, 203
Feedthrough
in domino logic, 345–346
Field-programmable gate array, 407–413
basic programmable 3-LUT (lookup table), 409
FPGA logic blocks, 410–411
I/O buffer for FPGA, 412
island style FPGA architecture, 408
overall architecture of FPGA chip, 408
programmable connections, 411
programming the 3-LUT, 410
Filter options
for PLL low-pass filter, 520
First-order current-voltage characteristics, 52–57
NMOS device with bias voltages applied, 53
nonphysical region of the drain current, 55
Flash memory, 432–435
NAND flash array, 434
NOR flash memory architecture, 432
Flash memory—*Cont.*
read operation for NOR flash memory, 434
write/erase operations of NOR flash memory, 433
Flat-band condition in the MOS system, 45
Flip-flops and latches, 214–223
basic bistable circuit, 215–216
cross-coupled inverters and corresponding VTC, 215
JK edge-triggered flip-flop, 222–223
JK flip-flop, 220–221
JK master-slave flip-flop, 221–222
SR latch, 216–220
timing parameters, 226
Fowler-Nordheim tunneling characteristic, 430
FPGA logic blocks, 410–411
FRAMs, 435–436
cell and polarization characteristic, 435
Fringing capacitance
components for, 458
modeling, 461
Future challenges, 26–31
ITRS productivity chart and design cost, 29
supply voltage and current, chip power trends from ITRS, 29
system-on-chip design hierarchy, 30
technology roadmap based on the ITRS, 27
Gate delay
versus interconnect delay, 453
Gate level realization of D-latch, 227
Gate node, 94
Gate region, 94
Gate sizing
velocity saturation effects, 255–257
Gate sizing for optimal path delay, 276–286
inverter chain delay optimization—FO4 delay, 277–283
optimal delay problem, 276–277
optimizing paths with NANDs and NORs, 283–286
Gate sizing in CMOS, 198–202
3-input NAND and NOR gate sizing, 201

- Gate sizing in CMOS—*Cont.*
 - device sizes for CMOS inverter, NAND, and NOR gates, 199
 - device sizes for pseudo-NMOS inverter, NAND, and NOR gates, 200
 - layout and equivalent size of 3X device, 200
- Gated clocks
 - to reduce power, 506
- Gates
 - with equal delays, logical effort for, 288
 - parasitic terms for simple, 291
- Global parameters in SPICE
 - libraries, 533
 - parameters, 532
 - settings, 532–534
 - specifying device sizes in lambda units, 533–534
- Grounded capacitance, 459

- High fields, 57–61
 - carrier velocity versus electric field, 60
 - current-voltage characteristics of a 0.18 μm process, 58
 - plot of carrier drift velocity versus electric field, 61
- High-speed CMOS logic design, 249–308
 - definitions of propagation delay, 250
 - definitions of rise and fall time, 251
 - detailed load capacitance calculation, 257–267
 - gate sizing for optimal path delay, 276–286
 - improving delay calculation with input slope, 267–276
 - optimizing paths with logical effort, 286–301
 - switching time analysis, 251–257
- History of IC industry, 3–6
 - four-layer aluminum wires, 5
 - major DSM device and interconnect issues, 6

- I/O buffer for FPGA, 412
- I/O circuitry
 - SRAM column, 377–390

- IC fabrication technology, 90–103
 - apply material to wafer, 92
 - apply specific processing, 93
 - IC photolithographic process, 92–93
 - making transistors, 93–97
 - making wires, 97–103
 - overview of, 90–92
 - pattern photoresist with UV light through mask, 93
 - spin on photoresistive material, 93
 - wash off resist, 93
- .ic statements, 544–545
- Improper conditions for multiplexer style logic, 322
- Inductance
 - interconnect, 468–473
- Inductors, 538–540
- Industrial chip
 - clock tree routing for, 512
- Input capacitance calculation, 259
- Input clamp diodes, 561–562
- Input slope for improving delay calculation, 267–276
 - delay calculation for inverter driving four fanout inverters, 273–274
 - delay calculation with step and ramp inputs, 270–272
 - inverter chain delay for a ramp input, 272
 - inverter output current, 268–269
 - KCL at output of CMOS inverter, 268
 - optimal PMOS device size for inverter chain, 274–275
- Instance name, 534
- Insulating material
 - applying layer of, 97
- Integrated circuit layout
 - dominated by routing, 20
- Interconnect coupling capacitance, 457–468
 - capacitive noise or crosstalk, 467–468
 - components of coupling capacitance, 457–463
 - coupling effects on delay, 463–467
- Interconnect design, 441–482
 - antenna effects, 473–477
 - buffer insertion for very long wires, 453–457
 - cross-sections, as technology scales, 103

- Interconnect design—*Cont.*
- cross-sections of aluminum and copper processes, 442
 - wire dimensions for resistance and capacitance calculators, 443
- Interconnect inductance, 468–473
- lumped model of *RLC* interconnect, 470
 - responses of *RLC* interconnect, 471
- Interconnect *RC* delays, 444–453
- Elmore delay calculation, 446–449
 - RC* delay in long wires, 449–453
 - wire resistance, 444–445
- Interconnect resistance
- effect on *IR* drop, 21
 - effect on *RC* delay, 21
- Inverter chains
- delay for a ramp input, 272
 - delay optimization—FO4 delay, 277–283
 - optimal sizing for, 279, 282–283
- Inverter logic gates, 7
- Inverters
- capacitance calculation for, 267
 - complementary MOS (CMOS), 168–178
 - delay for driving a load, 278
 - to drive a large capacitative load, 276
 - driving four identical fanouts, 205
 - ideal VTC of, 144
 - MOS circuits, 143–193
 - output current, 268–269
 - practical VTC of, 146
 - pseudo-NMOS, 178–180
 - pulse response of, 546
 - resistive-load design, 153–161
 - sizing, 181–184, 282
 - tristate, 184–185
- IR* drop
- chip packaging options, 487
 - combined resistive and inductive effects
 - of power/ground system, 488
 - effect of off-chip inductance, 487
 - electromigration failure in power bus, 489
 - and Ldi/dt , 485–488
 - plots before and after repairs, 497
 - in power distribution system, 485
 - simple techniques to reduce, 493
 - use of MTTF to establish maximum allowable current density, 490
- Island style FPGA architecture, 408
- ITRS productivity chart and design cost, 29
- Jitter
- defining, 500
 - measurements of, 501
- JK edge-triggered flip-flop, 222–223
- JK flip-flop, 220–221
- JK master-slave flip-flop, 221–222
- Junction capacitance
- versus applied voltage, plot of, 74
 - from layout data, 75
- k*-factors
- handling coupling using, 466
- KCL at output of CMOS inverter, 268
- Keeper devices
- dual-rail domino with, 348
 - minimizing the effects of charge-sharing, 344
- Lambda units
- specifying device sizes in, 533–534
- Latch-based clock generator, 508
- Latch-based sense amplifier, 388
- Latch timing parameters, 226
- Lateral capacitance
- modeling, 460
- Lateral components, 458
- Layout basics, 104–107
- alternative layouts of a minimum-size transistor, 106
 - flow of data between the design house and the foundry, 104
 - types of design rules, 105
- LE* computation
- with a 3X transmission gate, 332
- Libraries, 533
- Limitations of domino logic, 343–346
- charge sharing and feedthrough in domino logic, 345–346
 - charge-sharing in domino logic, 343
 - minimizing the effects of charge-sharing using keepers, 344
- Linear and saturation regions, 126–128
- Linear enhancement load, 166–167

- Linear feedback control system for PLL, 518
- Lines
 - coupling capacitance between, 463
- Load capacitance, 257–267
 - detailed, 257–267
 - fanout gate capacitance, 258–260
 - on a gate, components of, 258
 - self-capacitance calculation, 260–267
 - wire capacitance, 267
- Load devices
 - NMOS transistors as, 162–167
- Logic abstraction
 - of continuous signals, 11
- Logic circuits, 9–11
 - ideal digital circuit, 10
 - implementation of, 9–11
 - logic abstraction of continuous signals, 11
- Logic functions, 6–9
- Logic gates, 7
 - inverter, 7
 - NAND, 7
 - NOR, 7
- Logical effort, 286–292
 - with CMOS transmission gates, 331–333
 - comparison of static and dynamic, 342
 - computing, 331
 - decoder size using, 367–368
 - designing an 8-input AND gate, 296–297
 - for domino gates, 342–343
 - for gates with equal delays, 288
 - for NAND driving CMOS TG, 332–333
 - parasitic terms for simple gates, 291
 - path optimization using, 291–292, 294–296
 - practical interpretation of, 293
 - for a skewed inverter, 293–294
 - using equal input capacitances, 289
 - values of simple gates, 290
 - with a 3X transmission gate, 332
- Loop filter, 518
- Lump capacitance model
 - of wire resistance, 444
- Lumped *RC*
 - distributed *RC* line as ladder, 446
 - versus distributed *RC* output waveforms, 447
 - three possible models, 450
- Maximum allowable current density
 - use of MTTF to establish, 490
- Memory
 - types of, 362–363
- Memory architecture, 390–393
 - bitline partitioning to reduce delay, 393
 - divided wordline strategy to reduce power and delay, 392
- Memory design, 399–440
 - content-addressable memories (CAMs), 400–407
 - dynamic read-write memories, 413–421
 - EPROMs and E²PROMs, 425–432
 - field-programmable gate array, 407–413
 - flash memory, 432–435
 - FRAMs, 435–436
 - programmable nonvolatile memories, 436
 - read-only memories, 421–425
 - semiconductor, 359–398
- Memory organization, 360–362
 - overall architecture of memory design, 361
- Memory timing parameters, 363–364
 - random access, 364
- Mesh array methodology
 - vias in, 493
- Metal interconnect
 - multi-level, 99
- Metal line
 - jogs to avoid antenna effects, 477
- Metal material
 - applying and patterning, 98
- Middle conductor
 - capacitances associated with, 459
- Miller Effect
 - handling the overlap capacitance using, 261
- Mobility model, 59–60, 126
 - parameters, 118–119
- MOS capacitance
 - on-chip decap using, 494
- MOS current
 - versus V_{GS} , 69
- MOS decoders, 364–368
 - decoder size using logical effort techniques, 367–368
 - AND and NOR decoders, 365
 - precoder configurations, 366

MOS decoders—*Cont.*

structure of two-level decoder for 6-bit address, 367

MOS gate circuits

static, 195–247

MOS inverter circuits, 143–193

complementary MOS (CMOS) inverters, 168–178

NMOS transistors as load devices, 162–167

noise margin definitions, 147–153

pseudo-NMOS inverter, 178–180

resistive-load inverter design, 153–161

sizing inverters, 181–184

tristate inverters, 184–185

voltage transfer characteristics, 144–147

MOS layout and schematic for SPICE

modeling, 109

MOS LEVEL 1

extraction of parameters for, 114–116

parameters for SPICE, 113–114

MOS models in SPICE, 107–108

MOS ROM cell arrays, 421–425

alternative ROM array configurations, 423

basic ROM cell, 422

current sensing amplifier, 424

MOS transistors, 35–88, 131–136

alpha-power law model, 66–68

capacitances of, 70–80

capacitances of the MOS transistor, 70–80

CMOS latch-up, 134–136

CMOS transistor structure, 41

derivation of velocity-saturated current

equations, 57–66

first-order current-voltage

characteristics, 52–57

NMOS transistor structure and

symbol, 37

parameter extraction, 115

parameter variations in production, 131

PMOS transistor structure and symbol, 40

specifying, 108–110

structure and operation, 16–17

structure and operation of, 36–41

structure and operation of the MOS

transistor, 36–41

subthreshold conduction, 68–70

MOS transistors—*Cont.*

supply variations, 133–134

temperature effects, 131–133

threshold voltage of, 41–52

threshold voltage of the MOS transistor, 41–52

voltage limitations, 134

MOSFETs, 540

Multilevel logic implementation

of an AND8 function, 204

Multiple-source noise margin (MSNM), 150–153

multistage noise margin, 151

unity gain noise margin definitions, 152

Multiplexers using CMOS transfer gates,

213–214, 320–325

column decoding and, 380

configurations, 320

improper conditions for multiplexer style

logic, 322

logic symbol, 214

OR and AND functions, 323

transmission gates and standard gate

combinations, 325

two-level and single-level multiplexer

configurations, 321

XOR and XNOR gates, 321

Multistage noise margin, 151

NAND logic gate, 7

3-input, 201

capacitance calculation for 3-input, 265

flash array, 434

series chain of, 280

SR latch with, 219–220

VTC for, 207–209

NAND2 logic gate

VTC for, 206

Neutral base region

excess minority carrier concentration in, 549

NMOS and PMOS transistors

currents in saturation for $0.13 \mu\text{m}$

technology, 64–65

on-resistance, 327

pass transistor configurations, 311

saturation voltages, for $0.18 \mu\text{m}$

technology, 63

- NMOS transistors
 - device with bias voltages applied, 53
 - I-V* characteristic of, 545
 - inverter schematic, 18
 - inverters, resistor load, 154
 - linear enhancement load, 166–167
 - as load devices, 162–167
 - pass gate configurations (ignoring body effect), 312
 - saturated enhancement load, 162–166
 - structure and symbol, 37
- Nodes, 535
- Noise, 504–505
 - effect of coupling noise on FF performance, 505
 - effect on the output, 147
 - layout solutions to coupling problems, 505
 - propagation in an inverter chain, 149
- Noise margin definitions, 11–12, 147–153
 - multiple-source noise margin (MSNM), 150–153
 - for R-load inverter, 158–159
 - single-source noise margin (SSNM), 148–150
- Nonphysical region
 - of the drain current, 55
- NOR logic gate, 7
 - 3-input, 201
 - decoders, 365
 - flash memory architecture, 432
 - SR latch with, 217–219
 - VTC for, 206
- Off-chip inductance
 - effect of, 487
- One-transistor dynamic cells, 415–419
 - bitline voltages for “1” and “0” in DRAM, 418
 - DRAM trench and stack capacitors, 416
 - simplified diagram of flip-flop style sense-refresh circuit, 419
 - 1T DRAM array configuration, 417
- One-transistor (1T) DRAM array
 - configuration, 417
- Optimal delay problem, 276–277
 - computing for 0.13 μm technology, 279
 - delay for inverter driving a load, 278
- Optimal delay problem—*Cont.*
 - delay versus fanout, 281
 - inverter sizing for optimal delay, 282
 - inverter to drive a large capacitative load, 276
 - large output driver creating a problem for its fanin gate, 277
 - optimal path delay problem, 277
 - optimal sizing for inverter chains, 279, 282–283
 - series chain of NAND gates, 280
- Optimal gate sizes
 - computing along a critical path, 285–286
- Optimal path delay
 - gate sizing for, 276–286
- Optimal PMOS device size for inverter chain, 274–275
- Optimization of paths
 - branching effort and sideloads, 297–301
 - computing optimal gate sizes along a critical path, 285–286
 - derivation of logical effort, 286–292
 - with logical effort, 286–301
 - with NANDs and NORs, 283–286
 - series chain of NAND gates, 284
 - series of mixed gates in a logic path, 284
 - understanding logical effort, 292–297
- OR functions
 - using CMOS transmission gates, 323
- Output capacitance calculation, 260
- Overlap capacitance, 79–80
 - calculating, 80
 - components, 80
- p*-channel transistor source and drain forming, 95
- Pass transistors, 310–313
 - NMOS and PMOS pass transistor configurations, 311
 - NMOS pass gate configurations (ignoring body effect), 312
 - PMOS pass gate configurations (ignoring body effect), 313
- Passive elements. *See* Active and passive elements in SPICE
- Patch area of chip simulation of, 495

- Paths. *See* Optimization of paths
- Phase-frequency detector, 517
- Phase-locked loops/delay-locked loops, 514–528
 - clock distribution summary, 522–528
 - on-chip PLL for clock synchronization, 515
 - PLL design considerations, 516–522
- Photolithography. *See* IC fabrication technology
- Photoresistive material
 - spinning on, 93
- Pinch-off, 54–55
- PLL design considerations, 516–522
 - basic PLL block diagram, 516
 - charge-pump and loop filter, 518
 - current-starved inverter, 521
 - DLL with VCDL (voltage-controlled-delay line, 522
 - filter options for PLL low-pass filter, 520
 - linear feedback control system for PLL, 518
 - phase-frequency detector, 517
 - typical VCO, 521
- Plotting statements, 544
- PMOS transistors. *See also* NMOS and PMOS transistors
 - pass gate configurations (ignoring body effect), 313
 - structure and symbol, 40
- pn* junction capacitance, 73–79
 - calculating, 78–79
 - junction capacitances from layout data, 75
 - plot of junction capacitance versus applied voltage, 74
- Post charge circuits, 349
- Power and delay tradeoffs, 237–241
 - comparative designs, 239–241
 - energy-delay product versus supply voltage, 240
 - energy versus 1/delay, 239
- Power and signal lines in DSM logic circuits, 23
- Power busses
 - electromigration failure in, 489
- Power dissipation in clocks, 506–507
 - gated clock to reduce power, 506
- Power dissipation in CMOS gates, 227–237
 - complete power equation, 237
- Power dissipation in CMOS gates—*Cont.*
 - dc power dissipation for pseudo-NMOS inverter in 0.13 μm technology, 237
 - static (standby) power, 235–237
- Power distribution design, 484–499
 - decoupling capacitance design, 493–495
 - electromigration, 488–491
 - example, 495–499
 - IR* drop and Ldi/dt , 485–488
 - power routing considerations, 491–493
- Power estimation, 14–15
 - power dissipation of processors over 20-year period, 14
- Power grid and clock design, 483–528
 - clocking and timing issues, 499–514
 - phase-locked loops/delay-locked loops, 514–528
- Power/ground system
 - combined resistive and inductive effects of, 488
- Power routing considerations, 491–493
 - options, 492
 - simple techniques to reduce *IR* drop, 493
 - vias in a mesh array methodology, 493
- Precharge circuits, 349
- Precoder configurations, 366
- Printing statements, 544
- Processing specific, 93
- Processors
 - power dissipation of over 20-year period, 14
- Programmable 3-LUT (lookup table), 409–410
- Programmable connections, 411
- Programmable nonvolatile memories, 436
- Programming and erasing
 - EPROM devices, 427–429
- Propagation delay, 266, 561
 - defining, 250
- Pseudo-NMOS inverter, 178–180
 - comparison of CMOS and pseudo-NMOS inverters, 178, 183–184
 - designing in 0.18 μm with SPICE comparison, 179–180
 - device sizes for NAND and NOR gates, 200

- Pulse response
 - of an inverter, 546
- Pulse waveform, 539

- R-load inverter
 - noise margins for, 158–159
- Random access memory timing
 - parameters of, 364
- RC delays
 - effect of interconnect resistance on, 21
 - interconnect, 444–453
- RC delays in long wires, 449–453
 - delay for inverter driving a long wire, 452
 - delay with and without resistance effects
 - for short wires, 450–451
 - driver and interconnect, 449
 - gate delay versus interconnect delay, 453
 - three possible lumped RC models, 450
- RC interconnect model
 - of wire resistance, 444
- RC ladder
 - for Elmore delay calculation, 448
- RC tree
 - Elmore delay of a simple, 448–449
- Read circuitry, 382–390
 - differential voltage sense amplifier, 385–386
 - latch-based sense amplifier, 388
 - replica cell design, 390
 - replica circuit for sense amplifier clock enable, 389
- Read cycle
 - design guidelines, 373–374
- Read-only memories, 421–425
 - MOS ROM cell arrays, 421–425
- Read operation, 371–374
 - design of transistor for read operation, 372
 - E²PROM, 431
 - for NOR flash memory, 434
 - read cycle design guidelines, 373–374
- Regions of operation
 - capacitances based on, 72
 - I: n -off, p -lin, 169
 - II: n -sat, p -lin, 170
 - III: n -sat, p -sat, 170–171
 - IV: n -lin, p -sat, 172
 - V: n -lin, p -off, 172–174

- Replica cell design, 390
- Replica circuit
 - for sense amplifier clock enable, 389
- Resist
 - washing off, 93
- Resistance calculators
 - wire dimensions for, 443
- Resistive-load inverter design, 153–161
 - NMOS inverter, resistor load, 154
 - noise margins for R-load inverter, 158–159
 - SPICE comparison to hand analysis in 0.18 μ m CMOS, 159–161
- Resistors, 538–540
 - passive element, 535
- Resolution design rules, 105
- Ring oscillator
 - simple on-chip clock generator using, 507
- Rise and fall time
 - defining, 251
- RLC interconnect, 539
 - lumped model of, 470
 - responses of, 471
- ROM cell, 422

- Saturated enhancement load, 162–166
 - computing, 164
 - design of saturated load inverter, 165–166
- Schottky-barrier diode, 550–551
 - cross section of, 550
- Schottky-clamped inverter, 556–557
 - cross section of, 557
- Self-capacitance calculation, 260–267
 - capacitance calculation for 3-input NAND gate, 265
 - handling the overlap capacitance using Miller Effect, 261
 - output capacitance calculation, 260
 - propagation delay, 266
 - self-capacitances for a NOR gate, 264
 - using SPICE for calculations in 0.18 μ m technology, 261–263
- Self-resetting circuits, 349
 - precharge and post charge circuits, 349

- Semiconductor memory design, 359–398
decoder design in 0.18 μm technology, 395–397
design of SRAM cell and read/write circuitry in 0.18 μm technology, 397–398
memory architecture, 390–393
memory organization, 360–362
memory timing parameters, 363–364
MOS decoders, 364–368
SRAM column I/O circuitry, 377–390
static RAM cell design, 368–377
types of memory, 362–363
- Sense amplifiers
differential voltage, 385–386
latch-based, 388
replica circuit for clock enable, 389
- Series chain
of mixed gates in a logic path, 284
of NAND gates, 280, 284
- Shielding
to reduce coupling effects, 465
- Short-channel threshold voltage, 123–125
drain-induced barrier lowering (DIBL), 125
SCE and RSCE characteristics, 124
- Sideloads. *See* Branching effort and sideloads
- Signal EM failures
in clock trees, 514
- Signals
transmitting low and high, 319
- Signs
in threshold voltage equation, 50
- Silicide material
depositing, 95
- Silicon-on-insulator (SOI) technology, 136–138
- Single-source noise margin (SSNM), 148–150
graphical approach to SSNM calculation, 149
noise propagation in an inverter chain, 149
single-source noise analysis for inverter chain, 148
- Sizing inverters, 181–184
simple timing model for, 181
- Skewed inverters
LE for, 293–294
- Source/drain resistance, 131
- Spacing versus shielding
to reduce coupling effects, 465
- Specifying MOS transistors, 108–110
MOS layout and schematic for SPICE modeling, 109
SPICE MOS transistor specification, 110
- SPICE, 529–546
analysis in 0.18 μm technology, 174–176
BSIM3v3 model parameters, 117–121
capacitance parameters, 120–121
complete examples, 545–546
design flow, 530
designing in 0.18 μm with, 159–161, 179–180
general, W , L , TOX parameters, 117–118
I-V characteristic of NMOS, 545
mobility parameters, 118–119
plots of BSIM3 model, 129
pulse response of an inverter, 546
subthreshold, substrate, DIBL
parameters, 119–120
syntax, 530–545
temperature parameters, 120
temperature variations, 132
using for calculations in 0.18 μm technology, 261–263
- SPICE LEVEL 1 model specification, 116
- SPICE MOS LEVEL 1 device model, 111–116
extraction of parameters for MOS LEVEL 1, 114–116
MOS LEVEL 1 parameters for SPICE, 113–114
- SPICE MOS transistor specification, 110
- SR latch, 216–220
with NAND gates, 219–220
with NOR gates, 217–219
- SRAM. *See* Static RAM cells
- SSNM. *See* Single-source noise margin
- Stacked devices
with velocity saturation, 256
- Static memory operation, 368–371
basic SRAM cell and VTC, 369
6T SRAM cell, 369
wordline and double bitline configuration, 370

- Static MOS gate circuits, 195–247
 - CMOS gate circuits, 197–209
 - complex CMOS gates, 209–212
 - D flip-flops and latches, 223–227
 - flip-flops and latches, 214–223
 - multiplexer circuits, 213–214
 - power and delay tradeoffs, 237–241
 - power dissipation in CMOS gates, 227–237
 - XOR and XNOR gates, 212–213
- Static RAM cells (SRAM), 368–377
 - capacitance calculations for the wordline and bitlines, 377
 - cell layout, 376–377
 - column I/O circuitry, 377–390
 - column pull-ups, 378–380
 - column selection, 380–382
 - layout and timing information, 396
 - with pull-ups removed, 414
 - read circuitry, 382–390
 - read operation, 371–374
 - SRAM cell layout, 376–377
 - static memory operation, 368–371
 - 6T, 369
 - and VTC, 369
 - write circuitry, 382
 - write operation, 374–376
 - Static (standby) power, 235–237
 - Strong inversion
 - band-bending at, 47–48
 - Subthreshold conduction, 68–70
 - MOS current versus V_{GS} , 69
 - subthreshold swing parameter calculation, 70
 - Subthreshold current, 128–129
 - SPICE plots of BSIM3 model, 129
 - Subthreshold swing parameter calculating, 70
 - Supply variations, 133–134
 - Supply voltage
 - chip power trends from ITRS, 29
 - energy-delay product versus, 240
 - Switching time analysis, 251–257
 - CMOS inverter delay calculation, 252
 - gate sizing revisited—velocity saturation effects, 255–257
 - Symmetric clock trees, 509
 - Syntax in SPICE, 530–545
 - analysis statements, 541–545
 - Syntax in SPICE—*Cont.*
 - listing of sources and active and passive elements, 534–540
 - settings of various global parameters, 532–534
 - title, 532
 - System-on-chip (SOC) design hierarchy, 30
 - 2T structure
 - E²PROM, 429
 - Technology roadmap based on the ITRS, 27
 - Temperature effects, 131–133
 - SPICE temperature variations, 132
 - Temperature parameters, 120
 - Thin-oxide capacitance, 71–73
 - calculating, 72
 - capacitances based on region of operation, 72
 - Three-transistor (3T) dynamic cell, 414–415
 - static RAM cell with pull-ups removed, 414
 - Threshold voltage of the MOS transistor, 41–52
 - band-bending at strong inversion, 47–48
 - calculating, 50–51
 - depletion layer fixed charge calculation, 48–49
 - energy-band diagram for doped *p*-type silicon, 42
 - energy bands in the strong inversion condition, 46
 - flat-band condition in the MOS system, 45
 - idealized NMOS device cross-section with positive voltage applied, 44
 - signs in threshold voltage equation, 50
 - threshold voltage implant dosage calculation, 51–52
 - Timing issues, 499–514
 - clock definitions and metrics, 499–501
 - clock distribution for high-performance designs, 509–511
 - clock generation, 507–508
 - clock skew, 501–504
 - effect of noise on clocks and FFs, 504–505

- Timing issues—*Cont.*
example of a clock distribution network, 511–514
power dissipation in clocks, 506–507
- Timing parameters
flip-flop, 226
latch, 226
memory, 363–364
- Title
in SPICE, 532
- Total capacitance, 459
- Transfer gate and dynamic logic design, 309–357
basic concepts, 310–318
capacitive feedthrough, 313–316
charge sharing, 316–318
CMOS transmission gate logic, 318–333
domino logic, 336–349
dynamic D-latches and D flip-flops, 333–336
pass transistors, 310–313
sources of charge loss, 318
- Transfer gates
capacitances in *OFF* and *ON* states, 328
CMOS D-latch using, 334
- Transient characteristics, 12–14, 541–542
actual versus idealized, 13
of coupled nets, 466
definition of, 12–14
- Transistor regions, 94
- Transistor sizing for NAND and NOR
including velocity saturation, 257
- Transistor structure, 17
- Transistor-transistor logic (54/74 TTL), 562
- Transistors
alternative layouts of a minimum-size, 106
design of for read operation, 372
fabrication of, 93–97
MOS, 35–88, 131–136
- Transistors and circuits
bipolar, 547–562
- Transmission gate delays, 325–331
clock generator with, 508
NMOS and PMOS on-resistance, 327
RC model for CMOS transmission gate, 325
transfer gate capacitances in *OFF* and *ON* states, 328
- Transmission gate delays—*Cont.*
transmission gate with driver and load, 329
- Transmission gates, 540
with driver and load, 329
and standard gate combinations, 325
- Transparent D-latch, 224
- Tristate inverters, 184–185
tristate buffer, 185
- Truth table, 224
- TTL circuits
voltage transfer characteristics of, 560
- TTL NAND gate
layout of dual 4-input, 559
- TTL NND gate circuit
standard 2-input, 559
- Two-level and single-level multiplexer configurations, 321
- Two-level decoder
for 6-bit address, 367
for a 4-bit column address, 382
- Types of design rules, 105
alignment, 105
resolution, 105
- Unity gain noise margin definitions, 152
- UV light through mask
pattern photoresist with, 93
- Velocity-saturated current equations, 57–66
current equations for velocity-saturated devices, 61–66
derivation of, 57–66
effect of high fields, 57–61
- Velocity saturation effects, 255–257
CMOS gate sizing without including velocity saturation, 255
stacked devices with velocity saturation, 256
transistor sizing for NAND and NOR including velocity saturation, 257
- Voltage and current sources, 537–538
- Voltage limitations, 134
- Voltage transfer characteristics (VTC), 144–147, 554–556, 558–561
of CMOS gates, 205–209
ideal VTC of an inverter, 144

- Voltage transfer characteristics (VTC)—*Cont.*
 - practical VTC of an inverter, 146
 - SPICE example of VTC for NAND gate in 0.18 μm technology, 207–209
 - of the standard TTL circuit, 560
 - VTC for NAND2 gate, 206
 - VTC for NOR gate, 206
- Wafer
 - applying material to, 92
- Well areas
 - and transistor regions, 94
- Wire capacitance, 267
 - capacitance calculation for inverter, 267
- Wire resistance, 20, 444–445
 - comparison of Al and Cu, 103
 - lump capacitance model, 444
 - RC interconnect model, 444
- Wire widths
 - clock tree, 510
- Wires
 - making, 97–103
- Wordline configuration, 370
- Write circuitry, 382
- Write/erase operations, 374–376
 - E²PROM, 428
 - E²PROM array configurations for, 431
 - of NOR flash memory, 433
 - and waveforms for 6T SRAM, 375
- 3X device
 - layout and equivalent size of, 200
- XOR and XNOR gates, 212–213
 - dual-rail domino gate, 348
 - static implementation of, 213
 - using CMOS transmission gates, 321