

Solution 5.1

The voltage transfer characteristic is shown in Fig. 5.3. In the non-inverting case, the logic output value is equal to the logic input value. The transfer characteristic of the buffer is the transfer characteristic of the inverter mirrored at the bisecting line. Each curve point of unit gain, (V_{IL}, V_{OUL}) and (V_{IH}, V_{OUH}) , has a positive slope of $+1$. Along the V_{out} axis the bands of tolerance are the noise levels $SSNM_L$ and $SSNM_H$ plotted. Along the V_{in} axis the limits of the noise levels NM_L and NM_H are plotted.

The output ranges remain approximately constant accross the respective input ranges V_{OL} to V_{IL} and V_{IH} to V_{OH} . Outside these ranges, the output voltage is in the range of high gain and is amplified.




Figure 5.3: VTC of a Buffer

Solution 5.2

Deriving V_{OUL} :

$$V_{IH} = V_T + 2V_{out} - \frac{1}{kR_L} \quad (4.8d)$$

$$\frac{k}{2} (2(V_{IH} - V_T)V_{out} - V_{out}^2) = \frac{V_{DD} - V_{out}}{R_L} \quad (4.8e)$$

By substituting (4.8d) for (4.8e) and resolving to V_{out} :

$$\frac{V_{DD} - V_{out}}{R_L} = \frac{k}{2} \left(2(2V_{out} - \frac{1}{kR_L} + V_T - V_T)V_{out} - V_{out}^2 \right)$$

$$= \frac{k}{2} \left(3V_{\text{out}}^2 - \frac{2V_{\text{out}}}{kR_L} \right)$$

$$V_{\text{out}} = \sqrt{\frac{2V_{\text{DD}}}{3kR_L}}$$

Deriving V_S :

$$\frac{W\nu_{\text{sat}}C_{\text{ox}}(V_S - V_T)^2}{(V_S - V_T) + E_cL} = \frac{V_{\text{DD}} - V_S}{R_L}$$

with $\nu_{\text{sat}} = \mu E_c/2$ and $k = (W/L)\mu_n C_{\text{ox}}$ follows:

$$V_S = V_T + \frac{V_{\text{DD}} - V_T - E_cL}{2 + kR_LE_cL} + \sqrt{\frac{2(V_{\text{DD}} - V_T)E_cL}{2 + kR_LE_cL}}$$

for $E_cL \gg 1$ (long channel devices) follows:

$$V_S = V_T + \frac{1}{kR_L} + \sqrt{\frac{2(V_{\text{DD}} - V_T)}{kR_L}}$$

Solution 5.3

$$V_{\text{OH}} = V_{\text{DD}} = 1.2\text{V}$$

$$k = k'(W/L) = 430 \frac{\mu\text{A}}{\text{V}^2} \cdot 2.0$$

Assumption: Transistor is in the linear range:

$$V_{\text{OL}} \approx \frac{V_{\text{DD}}}{1 + kR_L(V_{\text{DD}} - V_T)} = \frac{1.2\text{V}}{1 + (430 \cdot 10^{-6} \text{AV}^{-2})(2)(20 \cdot 10^3 \Omega)(1.2\text{V} - 0.4\text{V})} \approx 0.08\text{V}$$

Assumption: Transistor is in the saturation range:

$$V_{\text{IL}} = \frac{1}{kR_L} + V_T = \frac{1}{(430 \cdot 10^{-6} \text{AV}^{-2})(2)(20 \cdot 10^3 \Omega)} + 0.4\text{V} = 0.46\text{V}$$

Assumption: Transistor is in the linear range:

$$V_{\text{IH}} = V_T + \sqrt{\frac{8V_{\text{DD}}}{3kR_L}} - \frac{1}{kR_L}$$

$$= 0.4\text{V} + \sqrt{\frac{8}{3} \frac{1.2\text{V}}{(2)(430 \cdot 10^{-6} \text{AV}^{-2})(20 \cdot 10^3 \Omega)}} - \frac{1}{(2)(430 \cdot 10^{-6} \text{AV}^{-2})(20 \cdot 10^3 \Omega)} \approx 0.77\text{V}$$

Solution:

$$NM_L = V_{IL} - V_{OL} = 0.46V - 0.08V = 0.38V$$

$$NM_H = V_{OH} - V_{IH} = 1.2V - 0.77V = 0.43V$$

Solution 5.4

Resolving from SPICE:

$$NM_L = V_{IL} - V_{OL} = 0.558V - 0.085V = 0.473V$$

$$NM_H = V_{OH} - V_{IH} = 1.8V - 0.972V = 0.828V$$

$$V_S = 0.78V$$

Hand calculation:




Figure 5.4: VTC: Solution resolved from SPICE

$$V_{OL} \approx \frac{V_{DD}}{1 + kR_L(V_{DD} - V_T)} = \frac{1.8V}{1 + (2) \left(270 \frac{\mu A}{V^2} \right) (30k\Omega)(1.8V - 0.5V)} \approx 0.082V$$

$$V_{IL} = \frac{1}{kR_L} + V_T = 0.06V + 0.5V = 0.56V$$

$$V_{IH} = V_T + \sqrt{\frac{8V_{DD}}{3kR_L}} - \frac{1}{kR_L} = 0.5V + 0.54V - 0.06V = 0.98V$$

$$NM_L = V_{IL} - V_{OL} = 0.478V$$

$$NM_H = V_{OH} - V_{IH} = 0.817V$$

$$\frac{W \nu_{\text{sat}} C_{\text{ox}} (V_S - V_T)^2}{(V_S - V_T) + E_c L} = \frac{V_{DD} - V_S}{R_L}$$

$$\frac{(0.4 \cdot 10^{-4} \text{cm})(8 \cdot 10^6 \text{cm}^{-1})(10^{-6} \text{Fcm}^{-2})(V_S - 0.5V)^2}{(V_S - 0.5V) + 1.2V} = \frac{1.8V - V_S}{30k\Omega}$$

$$V_S = 0.89V$$




Figure 5.5: I_{DS} versus V_{DS} for NMOS($W/L = 2$)

However, this value is about 15% larger than the result from SPICE. The reason for this is that the channel length modulation has been neglected in the calculation. It should be remembered that the transistor was in the saturation range when V_S was calculated. The analysis of the curves in SPICE below $V_{GS} = 0.9V$ shows that due to channel length modulation and DIBL (Drain Induced Barrier Lowering) there is a noticeable increase in current in the saturation range. The term $(1 + \lambda V_S)$ of the current equation and a lower V_T due to the DIBL increase the actual saturation current. It reduces V_S to 0.78V instead of the hand calculated value of 0.89V.

Solution 5.5

- a) i) ($V_{in} = H$) \Rightarrow The NMOS is conducting, there's a crossflow from V_{DD} to GND.
ii) The upper NMOS (load) is conductive for $V_{in} = H$. The lower NMOS is conductive for $V_{in} = H$. A cross current flows. Power is consumed.
iii) like ii).
iv) ($V_{in} = H$) \Rightarrow "Both transistors are conducting." \Rightarrow "There's a crossflow from V_{DD} to GND."
- b) i) ($V_{in} = L$) \Rightarrow "The lower NMOS is not conducting, there is no cross flow from V_{DD} to GND."
ii) The upper NMOS (load) is non-conductive for $V_{in} = L$. The lower NMOS is not conductive for $V_{in} = L$. There is no cross flow. No power is consumed.
iii) The upper NMOS (load) is conducting for $V_{in} = L$. The lower NMOS is not conductive for $V_{in} = L$. There is no cross flow. No power is consumed.
iv) ($V_{in} = L$) \Rightarrow "Both transistors are non-conducting." \Rightarrow "There's no crossflow from V_{DD} to GND."
- c) For $V_{in} = L$ follows at circuits i) and iii) $V_{OH} = V_{DD} = 1.2V$.
- d) For $V_{in} = H$ $V_{OH} > 0V$ follows for all circuits.
- e) For circuit ii), iii) and iv), the transfer characteristic depends on the sizing of the two NMOS. In circuit ii), the lower NMOS must have a higher driver capability to produce a valid Low (L) at the output. In circuit iv), the expected value Low (L) depends on the ratio of the two NMOS, V_{OL} is slightly higher than $V_{DD}/2$.