

**Task 3.1**

	symbol	NMOS	PMOS
n-doping of gate [ $\text{cm}^{-3}$ ]	$N_D$	$3 \cdot 10^{20}$	-
p-doping of gate [ $\text{cm}^{-3}$ ]	$N_A$	-	$3 \cdot 10^{20}$
p-doping of substrate [ $\text{cm}^{-3}$ ]	$N_A$	$3 \cdot 10^{17}$	-
n-doping of well [ $\text{cm}^{-3}$ ]	$N_D$	-	$3 \cdot 10^{17}$
amount of surface charge [ $\text{cm}^{-2}$ ]	$N_{SS}$	$6 \cdot 10^{11}$	$6 \cdot 10^{11}$

**Table 3.1:** Process parameters in  $0.13\mu\text{m}$  technology

In Tab. 3.1 process parameters of a  $0.13\mu\text{m}$  technology are given.

- Calculate the non-implanted and non-substrate biased threshold voltages of a NMOS and a PMOS transistor. The thickness of the oxide is  $t_{\text{ox}} = 22\text{\AA}$  and the surface charge density at the Si-SiO<sub>2</sub> boundary layer ( $qN_{SS}$ ).
- Normally, a NMOS gate is doped with donors and a PMOS gate is doped with acceptors. How does  $V_{T0}$  change if a PMOS gate is doped with donors instead of acceptors? Calculate the new  $V_{T0}$ .
- The threshold voltage of a NMOS transistor and a PMOS transistor is now set to  $V_{T0p} = 0.4\text{V}$  and  $V_{T0n} = -0.4\text{V}$ . Calculate the implanted threshold voltage level for the two cases in a) and the single case in b).
- Why do modern technologies have a  $n^+$  gate for NMOS transistors and a  $p^+$  gate for PMOS transistors?
- Calculate the effective mobility  $\mu_e$  of a PMOS transistor based on its vertical field. It is  $\mu_0 = 130 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ ,  $\theta = 4 \cdot 10^6 \text{ Vcm}^{-1}$  and  $\eta = 1.85$ .

**Task 3.2**

- Calculate the voltage  $V_{\text{Dsat}}$  for NMOS and PMOS transistors in  $0.18\mu\text{m}$  technology ( $V_{\text{DD}} = 1.8\text{V}$ ,  $L = 200\text{nm}$ ,  $V_{\text{TN}} = 0.5\text{V}$ ,  $V_{\text{TP}} = -0.5\text{V}$ ).
- Calculate  $V_{\text{Dsat}}$  for the two transistors in  $0.13\mu\text{m}$  technology ( $E_{\text{cn}}L_n = 0.6\text{V}$ ,  $E_{\text{cp}}L_p = 2.4\text{V}$ ,  $V_{\text{DD}} = 1.2\text{V}$ ,  $L = 100\text{nm}$ ,  $V_{\text{TN}} = 0.4\text{V}$ ,  $V_{\text{TP}} = -0.4\text{V}$ ).
- Calculate the ratio of saturation currents for NMOS and PMOS transistors in  $0.13\mu\text{m}$  technology ( $T = 400\text{K}$ ).

---

**Task 3.3**



---

This task concerns I-V characteristics of NMOS and PMOS transistors in  $0.13\mu\text{m}$  technology. Given is the supply voltage  $V_{DD} = 1.2\text{V}$  and the unit dimensions  $W = 100\text{nm}$  and  $L = 100\text{nm}$ .

- Plot  $I_{DS}$  over  $V_{DS}$  as a function of  $V_{GS} = 1.2\text{V}$  and  $V_{SG} = 0.4\text{V}$ ,  $0.8\text{V}$  and  $1.2\text{V}$  for both NMOS and PMOS transistors.
  - For NMOS transistors, plot  $I_{DS}$  over  $V_{GS}$  with  $V_{DS} = 1.2\text{V}$ . Is the quadratic model still valid for  $0.13\mu\text{m}$  technologies?
- 

**Task 3.4**


---



**Figure 3.1:**  $I_{DS}$  versus  $V_{DS}$  for NMOS

Provide the parameters ( $K_s$ ,  $\alpha$ ) of the Alpha Power Law model (in saturation) of the NMOS transistor in Fig. 3.1. The assumption is  $W/L = 1$  and  $V_T = 0.5\text{V}$ .

$$I_{DS} = K_s \frac{W}{L} (V_{GS} - V_T)^\alpha \quad (\text{Current equation in saturation range}).$$