

Solution 6.1

The connection from gate to drain of the pull-up transistor results in $V_{GS} = V_{DS}$. Therefore, the operating point of the current voltage characteristic is in saturation range or in cutoff range (V_{DD} must be sufficiently large). The pull-up transistor is biased to V_{SB} .

$$\begin{aligned}V_{OH} &= V_{DD} - V_{TL}(V_{SB}) \\&= V_{DD} - (V_{T0} + \gamma(\sqrt{V_{SB} + 2|\Phi_F|} - \sqrt{2|\Phi_F|})) \\&= 0.8V - 0.2V^{1/2}\sqrt{V_{OH} + 0.88V} + 0.2V^{1/2}\sqrt{0.88V} \\&= 0.99V - 0.2V^{1/2}\sqrt{V_{OH} + 0.88V}\end{aligned}$$

The solution by iteration starts at the value $V_{OH}=1.2V$ and results in $V_{OH}=0.73V$. Obviously a value of $V_{OH} = 0.73V$ of 1.2V for the supply voltage is not acceptable as input for the load (next inverter). Also note that for a different starting value the solution can be reached faster.

Solution 6.2

Equating the respective NMOS currents results in

$$\frac{W_I}{L_I} \frac{\mu_n}{\left(1 + \frac{V_{OL}}{E_{CN}L_I}\right)} \left((V_{DD} - V_{TL})V_{OL} - \frac{V_{OL}^2}{2} \right) = \frac{W_L \nu_{Sat} (V_{DD} - V_{OL} - V_{TL})^2}{(V_{DD} - V_{OL} - V_{TL}) + E_{CN}L_L}$$

With the biasing $V_{OL} = 0.1V$ the body effect is as expected low:

$$V_{TL} = V_{T0} + \gamma \left(\sqrt{V_{SB} + 2|\Phi_F|} - \sqrt{2|\Phi_F|} \right) = 0.41V$$

It results (z. B. $W_L = 100\text{nm}$ and $W_I = 170\text{nm}$.)

$$\frac{W_I}{0.1 \cdot 10^{-4}\text{cm}} \frac{270\text{cm}^2/\text{s}}{\left(1 + \frac{0.1}{0.6}\right)} \left(0.08 - \frac{(0.1)^2}{2} \right) = \frac{W_L 8 \cdot 10^6 (\text{cm/s})(1.1 - 0.41)^2}{(1.1 - 0.41) + 0.6}$$

$$K_R = \frac{W_I}{W_L} = 1.7$$

Solution 6.3

With $x = V_{IL} - V_{TN}$, $y = V_{DD} - V_{out}$, $z = V_{DD} - |V_{TP}| - V_{TN}$ and $a = k_N/k_P$ it follows from Eq. (4.17), derived from Eq. (4.16) and Eq. (6.1) in Eq. (6.2)

$$2y = z - x(1 + a) \quad (6.1)$$

$$ax^2 = y(2z - 2x - y) \quad (6.2)$$

$$2x(3 + a)z = 3z^2 - x^2(a^2 + 2a - 3) \quad (6.3)$$

Inserting the assignments ($k_N = k_P \Leftrightarrow (a = 1)$) and ($|V_{TP}| = V_{TN} \Leftrightarrow (z = V_{DD} - 2V_{TN})$) in Eq. (6.3) results in $x = 3z/8$ with $z = V_{DD} - 2V_{TN}$:

$$V_{IL} = \frac{1}{4} \left(\frac{3}{2}V_{DD} + V_{TN} \right) \quad (6.4)$$

From the symmetrical VTC bisecting the angle follows $V_{IL} + V_{IH} = V_{DD}$:

$$V_{IH} = \frac{1}{4} \left(\frac{5}{2}V_{DD} - V_{TN} \right) \quad (6.5)$$

Inserting of V_{IL} in Eq. (6.1) and resolving to $V_{out} = V_{OEH}$ yields

$$V_{OEH} = \frac{1}{16}V_{DD} \left(11 + \frac{3k_N}{k_P} \right) + \frac{1}{2}|V_{TP}| + \frac{1}{8}V_{TN} \left(1 - \frac{3k_N}{k_P} \right) \quad (6.6)$$

Inserting the assignments ($k_N = k_P \Leftrightarrow (a = 1)$) and ($|V_{TP}| \neq V_{TN} \Leftrightarrow (z = V_{DD} - |V_{TP}| - V_{TN})$) in Eq. (6.3) results in $x = 3z/8$ with $z = V_{DD} - |V_{TP}| - V_{TN}$:

$$V_{IL} = \frac{1}{8}(3V_{DD} - 3|V_{TP}| + 5V_{TN}) \quad (6.7)$$

From the skewed VTC, which is shifted in the horizontal direction to the angle bisector, follows $V_{IL} + V_{IH} = V_{DD} - |V_{TP}| + V_{TN}$:

$$V_{IH} = \frac{1}{8}(5V_{DD} - 5|V_{TP}| + 3V_{TN}) \quad (6.8)$$

Inserting of V_{IL} in Eq. (6.1) and resolving to $V_{out} = V_{OEH}$ yields

$$V_{OEH} = \frac{1}{16}V_{DD} \left(11 + \frac{3k_N}{k_P} \right) + \frac{1}{16}|V_{TP}| \left(5 - \frac{3k_N}{k_P} \right) + \frac{1}{16}V_{TN} \left(5 - \frac{3k_N}{k_P} \right) \quad (6.9)$$

Solution 6.4

With the help of SPICE you get the characteristic values $V_{OH} = 1.8V$, $V_{OL} = 0V$, $V_{IL} = 0.626V$, $V_{IH} = 0.909V$ and $V_S = 0.8V$. It follows:


$$NM_L = V_{IL} - V_{OL} = 0.626V - 0V = 0.626V$$

$$NM_H = V_{OH} - V_{IH} = 1.8V - 0.909V = 0.891V$$

From hand calculation, we already know that $V_{OH} = 1.8V$ and $V_{OL} = 0V$. The calculation of V_S can be done with $0.18\mu m$ technology parameters:

$$\chi = \sqrt{\frac{W_N E_{CP}}{W_P E_{CN}}} = \sqrt{\frac{0.4 \cdot 10^{-6}m (24 \cdot 10^4 V/cm)}{0.8 \cdot 10^{-6}m (6 \cdot 10^4 V/cm)}} = 1.41$$

$$V_S = \frac{V_{DD} - |V_{TP}| + \chi V_{TN}}{1 + \chi} = \frac{1.8V - |-0.5V| + 1.41(0.5V)}{1 + 1.41} = 0.83V$$

**Figure 6.5:** VTC of a CMOS Inverter (SPICE)

The value corresponds to the results from SPICE. The values for V_{IL} and V_{IH} require some effort, resulting in $V_{IL} \approx 0.8V$ and $V_{IH} \approx 1.0V$, $NM_L = 0.8V$ and $NM_H = 0.8V$. These values are about 15% different from the results of SPICE. But this is good enough for a manual calculation.

Solution 6.5

$$W_P \uparrow \Rightarrow \chi \downarrow \Rightarrow V_S \uparrow$$

$$\chi(W_N, W_P) = \sqrt{\frac{W_N E_{CP}}{W_P E_{CN}}} = \sqrt{\frac{0.1 \cdot 10^{-6} \text{m} (24 \cdot 10^4 \text{V/cm})}{0.4 \cdot 10^{-6} \text{m} (6 \cdot 10^4 \text{V/cm})}} = 1.0$$

$$V_S(W_N, W_P) = \frac{V_{DD} - |V_{TP}| + \chi V_{TN}}{1 + \chi} = \frac{1.2V - |-0.4V| + 1.0(0.4V)}{1 + 1.0} = 0.6V$$

$$V_S(0.1\mu\text{m}, 0.1\mu\text{m}) = \frac{V_{DD} - |V_{TP}| + \chi V_{TN}}{1 + \chi} = \frac{1.2V - |-0.4V| + 2.0(0.4V)}{1 + 2.0} = 0.53V$$

Solution 6.6

- a) For high-impedance loads $I_{DN}(\text{sat}) = I_{DP}(\text{sat})$, symmetry $V_{GS} = V_{SG} = V_{DD}/2$ and $V_{SB} = 0V$ applies:

$$\frac{I_{DN}(\text{sat})}{I_{DP}(\text{sat})} = \frac{W_N \frac{(V_{DD}/2 - V_{TN})^2}{(V_{DD}/2 - V_{TN}) + E_{CN}L_N}}{W_P \frac{(V_{DD}/2 - |V_{TP}|)^2}{(V_{DD}/2 - |V_{TP}|) + E_{CP}L_P}} = 1$$

With $V_{TN} = |V_{TP}|$, $E_{CN}L_N = 0.6V$ und $E_{CP}L_P = 2.4V$ follows

$$\frac{W_P}{W_N} = \frac{(V_{DD}/2 - |V_{TP}|) + E_{CP}L_P}{(V_{DD}/2 - V_{TN}) + E_{CN}L_N} = \frac{(0.6V - 0.4V) + 2.4V}{(0.6V - 0.4V) + 0.6V} = 3.25$$

b) $V_T = V_{T0} + \Delta V_T = \left(V_{T0} + \gamma \left(\sqrt{V_{SB} + 2|\phi_F|} - \sqrt{2|\phi_F|} \right) \right)$

known is: $V_{TN} = 0.4V$, $|2\phi_F| = 0.88V$ und $\gamma = 0.2V^{1/2}$

wanted is: V_{SB}

The NMOS operates in the saturation range, since

$$V_{Dsat} = \frac{(V_{GS} - V_{TN})E_{CN}L_N}{(V_{GS} - V_{TN}) + E_{CN}L_N} = 0.34V < 0.5V = V_{DS}$$

With $V_{on} = V_{GS} - V_{TN} = V_{DD} - (V_{T0} + \Delta V_T)$ follows 50% less current

$$I_{DN}(50\%) = W_N v_{sat} C_{ox} \frac{V_{on}^2}{V_{on} + E_{CN}L_N}$$

and with $V_{on} = V_{DD} - V_{T0}$ at $V_{SB} = 0$ follows 100% current

$$I_{DN}(100\%) = W_N v_{sat} C_{ox} \frac{(V_{DD} - V_{T0})^2}{(V_{DD} - V_{T0}) + E_{CN}L_N} = W_N v_{sat} C_{ox} a$$

The ratio K between 50% less current and 100% current is

$$K = \frac{I_{DN}(50\%)}{I_{DN}(100\%)} = \frac{1}{a} \frac{(V_{on})^2}{(V_{on}) + E_{CN}L_N} \quad (6.10)$$

The solution of the quadratic equation (6.10) yields

$$V_{on} = \frac{Ka}{2} \left(1 \pm \sqrt{1 + \frac{2E_{CN}L_N}{Ka/2}} \right)$$

With $a = 0.46V$, $K \approx 0.5$ and $V_{on} = 0.46V$ follows $\Delta V_T = 0.34V$ and $V_{SB} = 6.08V$.

Solution 6.7

To design the inverter in Fig. 6.7b with respect to given V_{OH} , we set $V_{DD} = 1.8V$. To set $V_{OL} = 0.065V$ over the transistor sizes we use Eq. (4.21):

$$\frac{W_P v_{sat} C_{ox} (V_{DD} - |V_{TP}|)^2}{(V_{DD} - |V_{TP}|) + E_{CP}L_P} = \frac{W_N}{L_N} \frac{\mu_n C_{ox}}{\left(1 + \frac{V_{OL}}{E_{CN}L_N} \right)} \left((V_{DD} - V_{TN})V_{OL} - \frac{V_{OL}^2}{2} \right)$$

$$\frac{W_N}{W_P} \approx 2.0$$

If you set $W_P = 400nm$ and $W_N = 800nm$ the desired voltage $V_{OL} = 0.065V$ should be generated.




Figure 6.6: Solutions in Spice are $V_{OH} = 1.8V$ and $V_{OL} = 0.065V$

Solution 6.8

Timing has the highest priority for the CMOS inverter. The Noise Margin is set by the parameters V_{OH} and V_{OL} with $V_{DD} = 1.2V$. The current requirement is minimal because there is no cross current in the static state. The area requirement forms a tradeoff to the timing. For the calculation we use Eq. (4.22c):

$$\tau = 0.7R_{\text{eff}}C_L = 50 \cdot 10^{-12}\text{s} \quad \Rightarrow \quad R_{\text{eff}} = 1.4\text{k}\Omega$$

With the help of Eq. (4.24a) we can determine the value W/L :

$$R_N = R_{\text{eqn}} \frac{L}{W} = (12.5\text{k}\Omega) \frac{L}{W} = 1.4\text{k}\Omega \quad \Rightarrow \quad \frac{W_N}{L_N} = 8.92$$

With the help of Eq. (4.24b) we get:

$$R_P = R_{\text{eqp}} \frac{L}{W} = 30\text{k}\Omega \frac{L}{W} = 1.4\text{k}\Omega \quad \Rightarrow \quad \frac{W_P}{L_P} = 21$$

With $L = 0.1\mu\text{m}$ it follows:

$$\frac{W_N}{L_N} = \frac{0.892\mu\text{m}}{0.1\mu\text{m}}, \quad \frac{W_P}{L_P} = \frac{2.1\mu\text{m}}{0.1\mu\text{m}}$$

For the pseudo-NMOS gate we prioritize the calculation of V_{OL} (ratioed circuit). The V_{OH} requirement is satisfied by $V_{DD} = 1.2V$. The sizing of the NMOS transistor is identical with the CMOS inverter, because the time requirements are the same. We can meet the power and area requirements, but not the V_{OL} and t_{PHL} requirements.

For the PMOS transistor we get Eq. (4.21):

$$\frac{W_P v_{\text{sat}} C_{\text{ox}} (V_{DD} - |V_{TP}|)^2}{(V_{DD} - |V_{TP}|) + E_{CP} L_P} = \frac{W_N}{L_N} \frac{\mu_n C_{\text{ox}}}{\left(1 + \frac{V_{OL}}{E_{CN} L_N}\right)} \left((V_{DD} - V_{TN}) V_{OL} - \frac{V_{OL}^2}{2} \right)$$

$$W_P = 0.963\mu\text{m}$$

This gives us the dimensioning

$$\frac{W_N}{L_N} = \frac{0.892\mu\text{m}}{0.1\mu\text{m}}, \quad \frac{W_P}{L_P} = \frac{0.963\mu\text{m}}{0.1\mu\text{m}}$$

In the case of the pseudo-NMOS inverter, pull-down and pull-up are about the same. This implies that t_{PLH} is well over 100ps (i.e. more than twice the size of t_{PHL}). This is the price for this type of charge. It also dissipates more power at low voltage level (logical zero). However, the area requirement is much smaller than for CMOS inverters and therefore better suited for circuits with high fan-in.

Solution 6.9

According to the truth table, both circuits work as tristate buffers. The right circuit, on the other hand, only has to reload smaller self-capacities.

IN	EN	OUT
0	0	Z
1	0	Z
0	1	1
1	1	0

Table 6.1: Truth Table of an inverting Tri-State Buffers




Figure 6.7: Schematic CMOS Inverter (a) and Pseudo-NMOS Inverter (b)