


		c'		c	
a \ b	d	00	01	11	10
	0	0	①	3	2
a	0	4	⑤	⑦	⑥
	1	①②	13	15	①④
	10	8	⑨	11	⑩

2) K-map


$$da'c' + abd' + acd' + a'cb + b'c'd$$

1) Design Process



3) Structure

$$F(a,b,c,d) = a'c'd + abd' + acd' + a'bc + b'c'd$$



Design Process \Rightarrow

- 1) Figured out the k-map algorithm
- 2) Structurally designed the circuits
- 3) Implemented the codes from happy verilog

Problems faced \Rightarrow

In coding verilog, realizing it is space sensitive

For example \Rightarrow

$$\text{in } 0 = 6 \quad \neq \phi \quad \text{in } 0 = 6$$