

# **Section 15. Input Capture**

### **HIGHLIGHTS**

This section of the manual contains the following major topics:

15.1	Introduction	15-2
15.2	Input Capture Registers	
15.3	Initialization	15-4
15.4	Timer Selection	15-4
15.5	Input Capture Event Modes	
15.6	Capture Buffer Operation	15-8
15.7	Input Capture Interrupts	15-9
15.8	Input Capture Operation in Power-Saving States	15-10
15.9	I/O Pin Control	15-11
15.10	Register Maps	15-12
15.11	Electrical Specifications	15-13
15.12	Design Tips	15-14
15.13	Related Application Notes	15-15
15.14	Revision History	15-16

#### 15.1 INTRODUCTION


This section describes the input capture module and its associated operational modes. The input capture module is used to capture a timer value from one of two selectable time bases upon an event on an input pin. The input capture features are quite useful in applications requiring frequency (Time Period) and pulse measurement. Figure 15-1 depicts a simplified block diagram of the input capture module.

Refer to the specific device data sheet for further information on the number of channels available in a particular device. All input capture channels are functionally identical. In this section, an 'x' in the pin name or register name is a generic reference to an input capture channel in place of a specific input capture channel number.

The input capture module has multiple operating modes which are selected via the ICxCON register. The operating modes include:

- Capture timer value on every falling edge of input applied at the ICx pin
- Capture timer value on every rising edge of input applied at the ICx pin
- Capture timer value on every 4th rising edge of input applied at the ICx pin
- Capture timer value on every 16th rising edge of input applied at the ICx pin
- · Capture timer value on every rising and every falling edge of input applied at the ICx pin
- · Device wake-up from capture pin during CPU Sleep and Idle modes

The input capture module has a four-level FIFO buffer. The number of capture events required to generate a CPU interrupt can be selected by the user.



#### 15.2 INPUT CAPTURE REGISTERS

Each capture channel available on the PIC24 family devices has the following registers, where 'x' denotes the number of the capture channel:

- ICxCON: Input Capture Control Register
- ICxBUF: Input Capture Buffer Register

#### Register 15-1: ICxCON: Input Capture x Control Register

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	_	ICSIDL	_	_	_	_	_
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR <sup>(1)</sup>	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0
bit 7							bit 0

Legend:	HC = Cleared in Hardware		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemente	<b>d∙</b> Road ac '∩'

bit 13 ICSIDL: Input Capture x Stop in Idle Control bit

1 = Input capture will halt in CPU Idle mode

0 = Input capture will continue to operate in CPU Idle mode

bit 12-8 **Unimplemented:** Read as '0'

bit 7 ICTMR: Input Capture x Timer Select bit<sup>(1)</sup>

1 = TMR2 contents are captured on capture event 0 = TMR3 contents are captured on capture event

bit 6-5 ICI<1:0>: Select Number of Captures per Interrupt bits

11 = Interrupt on every fourth capture event
 10 = Interrupt on every third capture event
 01 = Interrupt on every second capture event

00 = Interrupt on every capture event

bit 4 ICOV: Input Capture x Overflow Status Flag bit (read-only)

1 = Input capture overflow occurred0 = No input capture overflow occurred

bit 3 **ICBNE:** Input Capture x Buffer Empty Status bit (read-only)

1 = Input capture buffer is not empty, at least one more capture value can be read

0 = Input capture buffer is empty

bit 2-0 ICM<2:0>: Input Capture x Mode Select bits

111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (rising edge detect only, all other control bits are not applicable)

110 = Unused (module disabled)

101 = Capture mode, every 16th rising edge
100 = Capture mode, every 4th rising edge
011 = Capture mode, every rising edge

010 = Capture mode, every falling edge

001 = Capture mode, every edge - rising and falling (the ICI<1:0> bits do not control interrupt generation for this mode)

000 = Input capture module turned off

Note 1: Timer selections may vary. Refer to the device data sheet for details.

## **PIC24F Family Reference Manual**

#### 15.3 INITIALIZATION

When the input capture module is reset or in the Off mode (ICM<2:0> = 000), the input capture logic should:

- Reset the overflow condition flag to a logic '0'
- · Reset the receive capture FIFO to the empty state
- Reset the prescale count

#### 15.4 TIMER SELECTION

Each PIC24 family device may have one or more input capture channels. Each channel can select between one of two 16-bit timers for the time base. Refer to the device data sheet for the specific timers that can be selected.

Selection of the timer resource is accomplished through the ICTMR control bit (ICxCON<7>). The timers can be set up using the internal clock source (FOSC/4), or using an external clock source applied at the TxCK pin with Synchronization mode enabled in the timer.

#### 15.5 INPUT CAPTURE EVENT MODES

The input capture module captures the 16-bit value of the selected time base register when an event occurs at the ICx pin. The events that can be captured are listed below in three categories:

- 1. Simple Capture Event modes
  - · Capture timer value on every falling edge of input at ICx pin
  - Capture timer value on every rising edge of input at ICx pin
- 2. Capture timer value on every edge (rising and falling)
- 3. Prescaler Capture Event modes
  - Capture timer value on every 4th rising edge of input at ICx pin
  - Capture timer value on every 16th rising edge of input at ICx pin

These Input Capture modes are configured by setting the appropriate Input Capture mode bits, ICM<2:0> (ICxCON<2:0>).

#### 15.5.1 Simple Capture Events

The input capture module can capture a timer count value (TMR2 or TMR3) based on the selected edge (rising or falling defined by mode) of the input applied to the ICx pin. These modes are specified by setting the ICM<2:0> (ICxCON<2:0>) bits to '011' or '010', respectively. In these modes, the prescaler counter is not used. See Figure 15-2 and Figure 15-3 for timing diagrams of a simple capture event.

The input capture logic detects and synchronizes the rising or falling edge of the capture pin signal on the internal phase clocks. If the rising/falling edge has occurred, the capture module logic will write the current time base value to the capture buffer and signal the interrupt generation logic. When the number of elapsed capture events matches the number specified by the ICI<1:0> control bits, the respective Input Capture Interrupt Flag, ICxIF, is asserted two instruction cycles after the capture buffer write event.


If the capture time base increments every instruction cycle, the captured count value will be the value that was present one or two instruction cycles past the time of the event on the ICx pin. This time delay is a function of the actual ICx edge event related to the instruction cycle clock and delay associated with the input capture logic. If the input clock to the capture time base is prescaled, then the delay in the captured value can be eliminated. See Figure 15-2 and Figure 15-3 for details.

The input capture pin has minimum high time and low time specifications. Refer to **Section 15.11** "**Electrical Specifications**" for further details.

A capture signal edge that occurs in this region will result in a capture buffer entry value of 1 or 2 timer counts from the capture

Figure 15-2: Simple Capture Event Timing Diagram, Time Base Prescaler = 1:1





15

signal edge.

#### 15.5.2 Changing Between Capture Modes

It is recommended that the user turn off the capture module (i.e., clear ICM<2:0> (ICxCON<2:0>)) before switching to a new mode. If the user switches to a new Capture mode, the prescaler counter will not be cleared. Therefore, at the time of switching modes, it is possible that the first capture event and its associated interrupt is generated due to a non-zero prescaler counter.

#### 15.5.3 Prescaler Capture Events

The capture module has two Prescaler Capture modes. The Prescaler Capture modes are selected by setting the ICM<2:0> (ICxCON<2:0>) bits to '100' or '101', respectively. In these modes, the capture module counts four or sixteen rising edge pin events before a capture event occurs.

The prescaler capture counter is incremented on every valid rising edge applied to the capture pin. The rising edge applied to the pin effectively serves as a clock to a counter. When the prescaler counter equals four or sixteen counts (depending on the mode selected), the counter will output a "valid" capture event signal, which is then synchronized to the instruction cycle clock. This synchronized capture event signal will trigger a capture buffer write event and signal the interrupt generation logic. The respective Input Capture Interrupt Flag, ICxIF, is asserted two instruction cycles after the capture buffer write event.

The input capture pin has minimum high time and low time specifications. Refer to **Section 15.11** "Electrical Specifications" for further details.

Switching from one prescale setting to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the recommended method for switching between prescaler capture settings.

The prescaler counter is cleared when:

- The capture channel is turned off (i.e., ICM<2:0> = 000).
- · Any device Reset.

The prescaler counter is not cleared when:

The user switches from one active Capture mode to another.

#### **Example 15-1: Prescaler Capture Code Example**

```
// The following code example will set the Input Capture 1 module
// for interrupts on every second capture event, capture on every
// fourth rising edge and select Timer 2 as the time-base. This
// code example clears IC1CON to avoid unexpected interrupts.
  IPCObits.IC1IP = 1;
                                    // Setup Input Capture 1 interrupt for desired priority
                                   // level (this example assigns level 1 priority)
  IFSObits.IC1IF = 0;
                                   // Clear the IC1 interrupt status flag
  IECObits.IC1IE = 1;
                                   // Enable IC1 interrupts
                 = 0x0000;
                                   // Turn off Input Capture 1 Module
                                   // Turn on Input Capture 1 Module
  IC1CON
                 = 0x00A4;
// The following code shows how to read the capture buffer when
// an interrupt is generated.
// Example code for Input Capture 1 ISR:
unsigned int Capture1, Capture2;
void __attribute__ ((__interrupt__)) _IC1Interrupt(void)
  IFSObits.IC1IF = 0;
                                    // Reset respective interrupt flag
  Capture1 = IC1BUF;
                                    // Read and save off first capture entry
  Capture2
                 = IC1BUF;
                                   // Read and save off second capture entry
```

#### 15.5.4 Edge Detection Mode


The capture module can capture a time base count value on every rising and falling edge of the input signal applied to the ICx pin. The Edge Detection mode is selected by setting the ICM<2:0> (ICxCON<2:0>) bits to '001'. In this mode, the prescaler capture counter is not used. See Figure 15-4 for a simplified timing diagram.

When the input capture module is configured for Edge Detection mode, the module will:

- · Set the Input Capture Interrupt Flag (ICxIF) on every edge, rising and falling.
- The Interrupt on Capture mode bits, ICI<1:0> (ICxCON<6:5>), are not used in this mode. Every capture event will generate an interrupt.

As with the simple Capture Event mode, the input capture logic detects and synchronizes the rising and falling edge of the capture pin signal on the internal phase clocks. If the rising or falling edge has occurred, the capture module logic will write the current timer count to the capture buffer and signal the interrupt generation logic. The respective Input Capture Interrupt Flag, ICxIF, is asserted two instruction cycles after the capture buffer write event.

The captured timer count value will be 1 or 2 TcY (instruction cycles) past the time of the occurrence of the edge at the ICx pin (see Figure 15-4).



#### 15.6 CAPTURE BUFFER OPERATION

Each capture channel has an associated four-deep FIFO buffer. The ICxBUF register provides the access to the FIFO as it is memory mapped.

When the input capture module is reset, ICM<2:0> = 000 (ICxCON<2:0>), the input capture logic will:

- Clear the overflow condition flag (i.e., clear ICOV (ICxCON<4>) to '0').
- Reset the capture buffer to the empty state (i.e., clears ICBNE (ICxCON<3>) to '0').

Reading the FIFO buffer under the following conditions will lead to indeterminate results:

- In the event the input capture module is first disabled and at some later time re-enabled.
- In the event a FIFO read is performed when the buffer is empty.
- · After a device Reset.

There are two status flags which provide status on the FIFO buffer:

- ICBNE (ICxCON<3>): Input Capture Buffer Not Empty
- ICOV (ICxCON<4>): Input Capture Overflow

#### 15.6.1 Input Capture Buffer Not Empty (ICBNE)

The ICBNE read-only status bit (ICxCON<3>) will be set on the first input capture event and remain set until all capture events have been read from the capture buffer. For example, if three capture events have occurred, then three reads of the capture buffer are required before the ICBNE (ICxCON<3>) bit will be cleared. If four capture events occur, then four reads are required to clear the ICBNE (ICxCON<3>) bit. Each read of the capture buffer will allow the remaining word(s) to move to the next available top location. Since the ICBNE reflects the capture buffer state, the ICBNE status bit will be cleared in the event of any device Reset.

#### 15.6.2 Input Capture Overflow (ICOV)

The ICOV read-only status bit (ICxCON<4>) will be set when the capture buffer overflows. In the event that the buffer is full with four capture events, and a fifth capture event occurs prior to a read of the buffer, an overrun condition will occur, the ICOV (ICxCON<4>) bit will be set to a logic '1' and the respective capture event interrupt will not be generated. In addition, the fifth capture event is not recorded and all subsequent capture events will not alter the current buffer contents.

To clear the overrun condition, the capture buffer must be read four times. Upon the fourth read, the ICOV (ICxCON<4>) status flag will be cleared and the capture channel will resume normal operation.

Clearing of the overflow condition can be accomplished in the following ways:

- Set ICM<2:0> (ICxCON<2:0>) = 000.
- Read capture buffer until ICBNE (ICxCON<3>) = 0.
- · Any device Reset.

#### 15.6.2.1 ICOV AND INTERRUPT ONLY MODE

The input capture module can also be configured to function as an external interrupt pin. For this mode, the ICI<1:0> (ICxCON<6:5>) bits must be set to '00'. Interrupts will be generated independently of buffer reads.

#### 15.7 INPUT CAPTURE INTERRUPTS

The input capture module has the ability to generate an interrupt based upon a selected number of capture events. A capture event is defined as a write of a time base value into the capture buffer. This setting is configured by the control bits, ICI<1:0> (ICxCON<6:5>).

Except for the case when ICI<1:0>=00 or ICM<2:0>=001, no interrupts will be generated until a buffer overflow condition is removed (see **Section 15.6.2 "Input Capture Overflow (ICOV)"**). When the capture buffer has been emptied, either by a Reset condition or a read operation, the interrupt count is reset. This allows for the resynchronization of the interrupt count to the FIFO entry status.

#### 15.7.1 Interrupt Control Bits

Each input capture channel has interrupt flag status bits (ICxIF), interrupt enable bits (ICxIE) and interrupt priority control bits (ICxIP<2:0>). Refer to **Section 8. "Interrupts"** for further information on peripheral interrupts.

#### 15.8 INPUT CAPTURE OPERATION IN POWER-SAVING STATES

#### 15.8.1 Input Capture Operation in Sleep Mode

When the device enters Sleep mode, the system clock is disabled. In Sleep mode, the input capture module can only function as an external interrupt source and the capture result is not valid. This mode is enabled by setting control bits, ICM<2:0> = 111. In this mode, a rising edge on the capture pin will generate device wake-up from Sleep condition. If the respective module interrupt bit is enabled and the module priority is of the required priority, an interrupt will be generated. An active timer is not required.

In the event the capture module has been configured for a mode other than ICM<2:0>=111 and the PIC24F enters the Sleep mode, no external pin stimulus, rising or falling, will generate a wake-up condition from Sleep.

#### 15.8.2 Input Capture Operation in Idle Mode

When the device enters Idle mode, the system clock sources remain functional and the CPU stops executing code. The ICSIDL bit (ICxCON<13>) selection will determine if the module will stop in Idle mode or continue to operate in Idle mode.

If ICSIDL = 0 (ICxCON<13>), the module will continue operation in Idle mode. Full functionality of the input capture module is provided for, including the 4:1 and 16:1 prescaler capture settings, defined by control bits ICM<2:0> (ICxCON<2:0>). These modes require that the selected timer is enabled during Idle mode as well.

If the Input Capture mode is configured for ICM<2:0> = 111, the input capture pin will serve only as an external interrupt pin. In this mode, a rising edge on the capture pin will generate device wake-up from Idle mode. A capture time base does not have to be enabled. If the respective module interrupt enable bit is set and the user-assigned priority is greater than the current CPU priority level, an interrupt will be generated.

If ICSIDL = 1 (ICxCON<13>), the module will stop in Idle mode. The module will perform the same functions when stopped in Idle mode as for Sleep mode (see **Section 15.8.1 "Input Capture Operation in Sleep Mode"**).

#### 15.8.3 Device Wake-up on Sleep/Idle

An input capture event can generate a device wake-up or interrupt, if enabled, if the device is in Idle or Sleep mode.

Independent of the timer being enabled, the input capture module will wake-up from Sleep or Idle mode when a capture event occurs if the following are true:

- Input Capture mode bits, ICM<2:0> = 111 (ICxCON<2:0>) and
- · The interrupt enable bit (ICxIE) is asserted.

This same wake-up feature will interrupt the CPU if:

The respective interrupt is enabled (ICxIE = 1) and is of the required priority.

This wake-up feature is quite useful for adding extra external pin interrupts. The following conditions are true when the input capture module is used in this mode:

- The prescaler capture counter is not utilized while in this mode.
- The ICI<1:0>(ICxCON<6:5>) bits are not applicable.

#### 15.8.4 Doze Mode

Input capture operation in Doze mode is the same as in normal mode. When the device enters Doze mode, the system clock sources remain functional and the CPU may run at a slower clock rate. Refer to **Section 10. "Power-Saving Features"** for further details.

#### 15.8.5 Selective Peripheral Module Control

The Peripheral Module Disable (PMD) registers provide a method to disable the input capture module by stopping all clock sources supplied to it. When the module is disabled, via the appropriate PMD control bit, it is in minimum power consumption state. The control and status registers associated with the module will also be disabled, so writes to these registers will have no effect, and read values will be invalid and return zero. Refer to **Section 10. "Power-Saving Features"** for further details.

#### 15.9 I/O PIN CONTROL

When the capture module is enabled, the user must ensure that the I/O pin direction is configured for an input by setting the associated TRIS bit. The pin direction is not set when the capture module is enabled. Furthermore, all other peripherals multiplexed with the input pin must be disabled.

# **REGISTER MAPS** 15.10

The summaries of the registers associated with the PIC24F input capture module are provided in Table 15-1, Table 15-2 and Table 15-3.

able 15-1;		it Captui	Input Capture Register Map	ег мар													
File Name Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ICxBUF								Input Capture	re x Register	يد							XXXX
CXCON	_	1	ICSIDF	-	I	I	1	I	ICTMR	IC11	ICI0	ICOV	ICBNE	ICM2	ICM1	ICMO	0000

x = unknown value on Reset, -- = unimplemented, read as `0'. Reset values are shown in hexadecimal.

Timer Register Map Table 15-2:

File Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR2								Timer2	Timer2 Register								XXXX
TMR3								Timer3	Timer3 Register								XXXX
PR2								Period F	Period Register 2								FFFF
PR3								Period F	Period Register 3								FFFF
T2CON	TON	_	TSIDF	1	-	_	_	I	_	TGATE	TGATE TCKPS1 TCKPS0	TCKPS0	T32	1	TCS	_	0000
T3CON	TON	_	TSIDF	1	-	_	_	1	_	TGATE	TCKPS1 TCKPS0	TCKPS0	1	-	TCS		0000

x = unknown value on Reset, --= unimplemented, read as 0. Reset values are shown in hexadecimal. Legend:

Interrupt Controller Register Map Table 15-3:

File Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IFS0	1	I	AD11F	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF	T2IF	OC2IF	IC2IF	I	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS2	Ι	I	PMPIF	Ι	I	I	OCSIF	Ι	ICSIF	IC4IF	IC3IF	1	I	Ι	SPI2IF	SPF2IF	0000
IEC0	I	I	AD11E	U1TXIE	U1RXIE	SPI1IE	SPF11E	T3IE	T2IE	OC2IE	IC2IE	_	T11E	OC1IE	IC1IE	INTOIE	0000
IEC2	I	I	PMPIE	I	-	I	OCSIE	I	ICSIE	IC4IE	IC3IE	-	Ι	_	SPIZIE	SPF2IE	0000
IPC0	I	T11P2	T1IP1	T11P0	Ι	OC11P2	OC11P1	OC11P0	1	IC11P2	IC1IP1	IC1IP0	Ι	INT0IP2	INT0IP1	INT0IP0	4444
IPC1	I	T2IP2	T2IP1	T2IP0	Ι	OC2IP2	OC2IP1	OC2IP0	I	IC2IP2	IC2IP1	IC2IP0	Ι	_	Ι	I	4440
IPC9	1	IC5IP2	IC5IP1	IC5IP0	_	IC4IP2	IC4IP1	IC4IP0	_	IC3IP2	IC3IP1	IC3IP0	_	_	_	-	4440

— = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

# 10

#### 15.11 ELECTRICAL SPECIFICATIONS

#### 15.11.1 AC Characteristics

Figure 15-5: Input Capture Timings




Table 15-4: Input Capture

Param. No.	Symbol	Character	istic	Min	Max	Units	Conditions
IC10	TccL	ICx Input Low Time -	No Prescaler	Tcy + 20		ns	Must also meet
		Synchronous Timer	With Prescaler	20	_	ns	parameter IC15
IC11	TccH	ICx Input Low Time -	No Prescaler	Tcy + 20	_	ns	Must also meet
		Synchronous Timer	With Prescaler	20	_	ns	parameter IC15
IC15	TccP	ICx Input Period – Synd	chronous Timer	<u>2 * Tcy + 40</u> N	_	ns	N = prescale value (1, 4, 16)

# **PIC24F Family Reference Manual**

#### 15.12 DESIGN TIPS

Question 1: Can the input capture module be used to wake the device from Sleep mode?

**Answer:** Yes. When the input capture module is configured to ICM<2:0> = 111 and the respective channel interrupt enable bit is asserted (ICxIE = 1), a rising edge on the capture pin will wake-up the device from Sleep (see **Section 15.8 "Input Capture Operation in Power-Saving States"**).

#### 15.13 RELATED APPLICATION NOTES

Note:

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC24F device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Input Capture module are:

TitleApplication Note #Using the CCP Module(s)AN594Implementing Ultrasonic RangingAN597

Please visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the PIC24F family of devices.

# **PIC24F Family Reference Manual**

#### 15.14 REVISION HISTORY

**Revision A (April 2006)** 

This is the initial released revision of this document.

© 2006 Microchip Technology Inc.