GigaDevice Semiconductor Inc.

GD32F350xx ARM® Cortex®-M4 32-bit MCU

Datasheet




Table of Contents

| T | able c | of Contents | 1 |
|---|--------|---|----|
| L | ist of | Figures | 4 |
| L | ist of | Tables | 5 |
| 1 | Ge | neral description | 7 |
| 2 | | vice overview | |
| _ | 2.1 | Device information | |
| | | | |
| | 2.2 | Block diagram | |
| | 2.3 | Pinouts and pin assignment | 11 |
| | 2.4 | Memory map | 13 |
| | 2.5 | Clock tree | 15 |
| | 2.6 | Pin definitions | 17 |
| | 2.6. | 1 GD32F350Rx LQFP64 pin definitions | 17 |
| | 2.6. | 2 GD32F350Cx LQFP48 pin definitions | 21 |
| | 2.6. | 3 GD32F350Kx QFN32 pin definitions | 24 |
| | 2.6. | 4 GD32F350Gx QFN28 pin definitions | 26 |
| | 2.6. | 5 GD32F350xx pin alternate functions | 30 |
| 3 | Fur | nctional description | 34 |
| | 3.1 | ARM® Cortex®-M4 core | 34 |
| | 3.2 | On-chip memory | 34 |
| | 3.3 | Clock, reset and supply management | 35 |
| | 3.4 | Boot modes | 35 |
| | 3.5 | Power saving modes | 36 |
| | 3.6 | Analog to digital converter (ADC) | 36 |
| | 3.7 | Digital to analog converter (DAC) | 37 |
| | 3.8 | DMA | 37 |
| | 3.9 | General-purpose inputs/outputs (GPIOs) | 37 |
| | 3.10 | Timers and PWM generation | 38 |
| | 3.11 | Real time clock (RTC) | 39 |
| | 3.12 | Inter-integrated circuit (I2C) | 39 |
| | 3.13 | Serial peripheral interface (SPI) | 40 |
| | 3.14 | Universal synchronous asynchronous receiver transmitter (USART) | 40 |



| | 5 | GB021 000XX Batasheet |
|---|------|---|
| | 3.15 | Inter-IC sound (I2S)40 |
| | 3.16 | HDMI CEC41 |
| | 3.17 | Universal serial bus full-speed interface (USBFS)41 |
| | 3.18 | Touch sensing interface (TSI)41 |
| | 3.19 | Comparators (CMP)42 |
| | 3.20 | Debug mode |
| | 3.21 | Package and operation temperature42 |
| 4 | Ele | ctrical characteristics43 |
| | 4.1 | Absolute maximum ratings43 |
| | 4.2 | Operating conditions characteristics43 |
| | 4.3 | Power consumption45 |
| | 4.4 | EMC characteristics |
| | 4.5 | Power supply supervisor characteristics 52 |
| | 4.6 | Electrical sensitivity53 |
| | 4.7 | External clock characteristics54 |
| | 4.8 | Internal clock characteristics55 |
| | 4.9 | PLL characteristics57 |
| | 4.10 | Memory characteristics58 |
| | 4.11 | NRST pin characteristics58 |
| | 4.12 | GPIO characteristics59 |
| | 4.13 | ADC characteristics61 |
| | 4.14 | Temperature sensor characteristics63 |
| | 4.15 | Comparators characteristics63 |
| | 4.16 | DAC characteristics 64 |
| | 4.17 | I2C characteristics 65 |
| | 4.18 | SPI characteristics65 |
| | 4.19 | I2S characteristics 66 |
| | 4.20 | USART characteristics 67 |
| | 4.21 | USBFS characteristics 67 |
| | 4.22 | TIMER characteristics68 |
| | 4.23 | WDGT characteristics 68 |
| | 4.24 | Parameter conditions69 |





| Pa | ckage information | 70 |
|------|-----------------------------------|---------------------|
| 5.1 | LQFP48 package outline dimensions | 70 |
| 5.1. | QFN32 package outline dimensions | 72 |
| 5.2. | QFN28 package outline dimensions | 73 |
| Or | dering information | 74 |
| Re | vision history | 75 |
| | 5.1 5.1. 5.2. Or | Package information |




List of Figures

| Figure 2-1. GD32F350xx block diagram | 10 |
|--|----|
| Figure 2-2. GD32F350Rx LQFP64 pinouts | 11 |
| Figure 2-3. GD32F350Cx LQFP48 pinouts | 11 |
| Figure 2-4. GD32F350Kx QFN32 pinouts | 12 |
| Figure 2-5. GD32F350Gx QFN28 pinouts | 12 |
| Figure 2-6. GD32F350xx clock tree | 15 |
| Figure 4-1. Recommended power supply decoupling capacitors (1) (2) | 43 |
| Figure 4-2. Typical supply current consumption in Run mode | 50 |
| Figure 4-3. Typical supply current consumption in Sleep mode | 50 |
| Figure 4-4. Recommended external NRST pin circuit | 59 |
| Figure 4-5. I/O port AC characteristics definition | 61 |
| Figure 4-6. USB FS timings: definition of data signal rise and fall time | |
| Figure 5-1. LQFP48 package outline | 70 |
| Figure 5-2 QFN32 package outline | |
| Figure 5-3 QFN28 package outline | |



List of Tables

| Table 2-1. GD32F350xx devices features and peripheral list | 8 |
|--|------|
| Table 2-2. GD32F350xx memory map | |
| Table 2-3. GD32F350Rx LQFP64 pin definitions | . 17 |
| Table 2-4. GD32F350Cx LQFP48 pin definitions | . 21 |
| Table 2-5. GD32F350Kx QFN32 pin definitions | . 24 |
| Table 2-6. GD32F350Gx QFN28 pin definitions | . 26 |
| Table 2-7. Port A alternate functions summary | . 30 |
| Table 2-8. Port B alternate functions summary | . 31 |
| Table 2-9. Port C alternate functions summary | . 32 |
| Table 2-10. Port D alternate functions summary | . 32 |
| Table 2-11. Port F alternate functions summary | . 33 |
| Table 4-1. Absolute maximum ratings ^{(1) (4)} | . 43 |
| Table 4-2. DC operating conditions | . 43 |
| Table 4-3. Clock frequency ⁽¹⁾ | |
| Table 4-4. Operating conditions at Power up/ Power down ⁽¹⁾ | |
| Table 4-5. Start-up timings of Operating conditions ^{(1) (2) (3)} | |
| Table 4-6. Power saving mode wakeup timings characteristics(1) (2) | |
| Table 4-7. Power consumption characteristics (1) (2) (3) (3) (4) (5) | |
| Table 4-8. Peripheral current consumption characteristics (1) | . 50 |
| Table 4-9. EMS characteristics | |
| Table 4-10. Power supply supervisor characteristics | |
| Table 4-11. ESD characteristics ⁽¹⁾ | |
| Table 4-12. Static latch-up characteristics (1) | . 54 |
| Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics | . 54 |
| Table 4-14. High speed external user clock characteristics (HXTAL in bypass mode) | . 54 |
| Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics. | |
| Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode) | . 55 |
| Table 4-17. High speed internal clock (IRC8M) characteristics | |
| Table 4-18. Low speed internal clock (IRC40K) characteristics | . 56 |
| Table 4-19. High speed internal clock (IRC28M) characteristics | |
| Table 4-20. High speed internal clock (IRC48M) characteristics | . 57 |
| Table 4-21. PLL characteristics | . 57 |
| Table 4-22. Flash memory characteristics | |
| Table 4-23. NRST pin characteristics | . 58 |
| Table 4-24. I/O port DC characteristics | |
| Table 4-25. I/O port AC characteristics (1) (2) | . 60 |
| Table 4-26. ADC characteristics | |
| Table 4-27. ADC R _{AIN} max for f _{ADC} = 40 MHz ⁽¹⁾ | |
| Table 4-28. ADC dynamic accuracy at f _{ADC} = 28 MHz ⁽¹⁾ | . 62 |
| Table 4-29. ADC dynamic accuracy at fADC = 30 MHz (1) | . 62 |





| Table 4-30. ADC dynamic accuracy at f _{ADC} = 36 MHz ⁽¹⁾ | . 62 |
|---|------|
| Table 4-31. ADC static accuracy at f _{ADC} = 14 MHz ⁽¹⁾ | 62 |
| Table 4-32. Temperature sensor characteristics (1) | 63 |
| Table 4-33. CMP characteristics | 63 |
| Table 4-34. DAC characteristics | 64 |
| Table 4-35. I2C characteristics (1) (2) (3) | 65 |
| Table 4-36. Standard SPI characteristics (1) | 65 |
| Table 4-37. I2S characteristics ⁽¹⁾ | . 66 |
| Table 4-38. USART characteristics (1) | . 67 |
| Table 4-39. USB FS start up time | . 67 |
| Table 4-40. USBFS DC electrical characteristics | |
| Table 4-41. USB FS electrical characteristics (1) | . 67 |
| Table 4-42. TIMER characteristics ⁽¹⁾ | . 68 |
| Table 4-43. FWDGT min/max timeout period at 40 kHz (IRC40K) (1) | . 68 |
| Table 4-44. WWDGT min-max timeout value at 108 MHz (f _{PCLK1}) ⁽¹⁾ | . 68 |
| Table 5-1. LQFP48 package dimensions | . 70 |
| Table 5-2. QFN32 package dimensions | . 72 |
| Table 5-3. QFN28 package dimensions | . 73 |
| Table 6-1. Part ordering code for GD32F350xx devices | . 74 |
| Table 7-1. Revision history | . 75 |



1 General description

The GD32F350xx device belongs to the value line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the ARM® Cortex®-M4 RISC core with best cost-performance ratio in terms of enhanced processing capacity, reduced power consumption and peripheral set. The Cortex®-M4 core features implement a full set of DSP instructions to address digital signal control markets that demand an efficient, easy-to-use blend of control and signal processing capabilities. It also provides a powerful trace technology for enhanced application security and advanced debug support.

The GD32F350xx device incorporates the ARM® Cortex®-M4 32-bit processor core operating at 108 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 128 KB on-chip Flash memory and up to 16 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer one 12-bit ADC, one 12-bit DAC and two comparators, up to five general 16-bit timers, a general 32-bit timer, a basic timer, a PWM advanced timer, as well as standard and advanced communication interfaces: up to two SPIs, two I2Cs, two USARTs, an I2S, a HDMI-CEC, a TSI and an USBFS.

The device operates from a 2.6 to 3.6 V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32F350xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, gaming and GPS, E-bike and so on.





2 Device overview

2.1 Device information

Table 2-1. GD32F350xx devices features and peripheral list

| Part Number | | | | | | | | | -350x | | | | | | |
|--------------|---------------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|--------------|-----------|-----------|-----------|
| | | G4 | G6 | G8 | K4 | K6 | K8 | C4 | C6 | C8 | СВ | R4 | R6 | R8 | RB |
| | Code area (KB) | 16 | 32 | 64 | 16 | 32 | 64 | 16 | 32 | 64 | 64 | 16 | 32 | 64 | 64 |
| Flash | Data area (KB) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 64 | 0 | 0 | 0 | 64 |
| • | Total (KB) | 16 | 32 | 64 | 16 | 32 | 64 | 16 | 32 | 64 | 128 | 16 | 32 | 64 | 128 |
| ; | SRAM (KB) | 4 | 6 | 8 | 4 | 6 | 8 | 4 | 6 | 8 | 16 | 4 | 8 | 16 | 16 |
| | General timer (32-bit) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | General timer | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 |
| | (16-bit) | (2,13-16) | (2,13-16) | (2,13-16) | (2,13-16) | (2,13-16) | (2,13-16) | (2,13-16) | (2,13-16) | (2,13-16) | (2,13-16) | (2,13-16) | (2,13-16) | (2,13-16) | (2,13-16) |
| | Advanced | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Timers | timer (16-bit) | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) |
| Tin | Basic timer | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | (16-bit) | (5) | (5) | (5) | (5) | (5) | (5) | (5) | (5) | (5) | (5) | (5) | (5) | (5) | (5) |
| | SysTick | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Watchdog | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| | RTC | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | USART | 1 | 2 | 2 | 1 | 2 | 2 | 1 | 2 | 2 | 2 | 1 (0) | 2 | 2 | 2 |
| ivity | I2C | 1 | 1 | 2 | 1 | 1 | 2 | 1 | 1 | 2 | 2 | 1 | 1 | 2 | 2 |
| Connectivity | SPI/I2S | 1/1 | 1/1 | 2/1 | 1/1 | 1/1 | 2/1 | 1/1 | 1/1 | 2/1 | 2/1 | 1/1 | 1/1 | 2/1 | 2/1 |
| | USBFS | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | HDMI-CEC | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | GPIO | 24 | 24 | 24 | 27 | 27 | 27 | 39 | 39 | 39 | 39 | 55 | 55 | 55 | 55 |
| | TSI (Channels) | 14 | 14 | 14 | 14 | 14 | 14 | 17 | 17 | 17 | 17 | 18 | 18 | 18 | 18 |
| | CMP | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| | EXTI | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 |




GD32F350xx Datasheet

| | | | GD32F350xx | | | | | | | | | | | | |
|---------|------------------------|-------|------------|----|-------|----|----|--------|----|----|--------|----|----|----|----|
| " | Part Number | G4 | G6 | G8 | K4 | K6 | K8 | C4 | C6 | C8 | СВ | R4 | R6 | R8 | RB |
| | Units | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| ADC | Channels (External) | 10 | 10 | 10 | 10 | 10 | 10 | 10 | 10 | 10 | 10 | 16 | 16 | 16 | 16 |
| _ | Channels (Internal) | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 |
| | DAC | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Package | | QFN28 | | | QFN32 | | | LQFP48 | | | LQFP64 | | | | |



2.2 Block diagram

Figure 2-1. GD32F350xx block diagram





2.3 Pinouts and pin assignment

Figure 2-2. GD32F350Rx LQFP64 pinouts




Figure 2-3. GD32F350Cx LQFP48 pinouts






Figure 2-4. GD32F350Kx QFN32 pinouts





Figure 2-5. GD32F350Gx QFN28 pinouts





2.4 Memory map

Table 2-2. GD32F350xx memory map

| Pre-defined | Dura | Address | Davinhavala | | | | |
|-----------------|-------|---------------------------|--------------------------------|--|--|--|--|
| Regions | Bus | Address | Peripherals | | | | |
| | | 0xE000 0000 - 0xE00F FFFF | Cortex-M4 internal peripherals | | | | |
| External Device | | 0xA000 0000 - 0xDFFF FFFF | Reserved | | | | |
| External RAM | | 0x6000 0000 - 0x9FFF FFFF | Reserved | | | | |
| | ALID4 | 0x5004 0000 - 0x5FFF FFFF | Reserved | | | | |
| | AHB1 | 0x5000 0000 - 0x5003 FFFF | USBFS | | | | |
| | | 0x4800 1800 - 0x4FFF FFFF | Reserved | | | | |
| | | 0x4800 1400 - 0x4800 17FF | GPIOF | | | | |
| | | 0x4800 1000 - 0x4800 13FF | Reserved | | | | |
| | AHB2 | 0x4800 0C00 - 0x4800 0FFF | GPIOD | | | | |
| | | 0x4800 0800 - 0x4800 0BFF | GPIOC | | | | |
| | | 0x4800 0400 - 0x4800 07FF | GPIOB | | | | |
| | | 0x4800 0000 - 0x4800 03FF | GPIOA | | | | |
| | | 0x4002 4400 - 0x47FF FFFF | Reserved | | | | |
| | | 0x4002 4000 - 0x4002 43FF | TSI | | | | |
| | | 0x4002 3400 - 0x4002 3FFF | Reserved | | | | |
| | | 0x4002 3000 - 0x4002 33FF | CRC | | | | |
| | ALIDA | 0x4002 2400 - 0x4002 2FFF | Reserved | | | | |
| | AHB1 | 0x4002 2000 - 0x4002 23FF | FMC | | | | |
| | | 0x4002 1400 - 0x4002 1FFF | Reserved | | | | |
| Peripherals | | 0x4002 1000 - 0x4002 13FF | RCU | | | | |
| | | 0x4002 0400 - 0x4002 0FFF | Reserved | | | | |
| | | 0x4002 0000 - 0x4002 03FF | DMA | | | | |
| | | 0x4001 8000 - 0x4001 FFFF | Reserved | | | | |
| | | 0x4001 5C00 - 0x4001 7FFF | Reserved | | | | |
| | | 0x4001 4C00 - 0x4001 5BFF | Reserved | | | | |
| | | 0x4001 4800 - 0x4001 4BFF | TIMER16 | | | | |
| | | 0x4001 4400 - 0x4001 47FF | TIMER15 | | | | |
| | | 0x4001 4000 - 0x4001 43FF | TIMER14 | | | | |
| | | 0x4001 3C00 - 0x4001 3FFF | Reserved | | | | |
| | APB2 | 0x4001 3800 - 0x4001 3BFF | USART0 | | | | |
| | | 0x4001 3400 - 0x4001 37FF | Reserved | | | | |
| | | 0x4001 3000 - 0x4001 33FF | SPI0/I2S0 | | | | |
| | | 0x4001 2C00 - 0x4001 2FFF | TIMER0 | | | | |
| | | 0x4001 2800 - 0x4001 2BFF | Reserved | | | | |
| | | 0x4001 2400 - 0x4001 27FF | ADC | | | | |
| | | 0x4001 0800 - 0x4001 23FF | Reserved | | | | |



GD32F350xx Datasheet


| | | | ODOZI OSOXX Datasiice |
|------------------------|---------|---------------------------|-----------------------|
| Pre-defined Regions | Bus | Address | Peripherals |
| | | 0x4001 0400 - 0x4001 07FF | EXTI |
| | | 0x4001 0000 - 0x4001 03FF | SYSCFG + CMP |
| | | 0x4000 CC00 - 0x4000 FFFF | Reserved |
| | | 0x4000 C800 - 0x4000 CBFF | CTC |
| | | 0x4000 C400 - 0x4000 C7FF | Reserved |
| | | 0x4000 C000 - 0x4000 C3FF | Reserved |
| | | 0x4000 8000 - 0x4000 BFFF | Reserved |
| | | 0x4000 7C00 - 0x4000 7FFF | Reserved |
| | | 0x4000 7800 - 0x4000 7BFF | CEC |
| | | 0x4000 7400 - 0x4000 77FF | DAC |
| | | 0x4000 7000 - 0x4000 73FF | PMU |
| | | 0x4000 6400 - 0x4000 6FFF | Reserved |
| | | 0x4000 6000 - 0x4000 63FF | Reserved |
| | | 0x4000 5C00 - 0x4000 5FFF | Reserved |
| | | 0x4000 5800 - 0x4000 5BFF | I2C1 |
| | | 0x4000 5400 - 0x4000 57FF | I2C0 |
| | A D D 4 | 0x4000 4800 - 0x4000 53FF | Reserved |
| | APB1 | 0x4000 4400 - 0x4000 47FF | USART1 |
| | | 0x4000 4000 - 0x4000 43FF | Reserved |
| | | 0x4000 3C00 - 0x4000 3FFF | Reserved |
| | | 0x4000 3800 - 0x4000 3BFF | SPI1 |
| | | 0x4000 3400 - 0x4000 37FF | Reserved |
| | | 0x4000 3000 - 0x4000 33FF | FWDGT |
| | | 0x4000 2C00 - 0x4000 2FFF | WWDGT |
| | | 0x4000 2800 - 0x4000 2BFF | RTC |
| | | 0x4000 2400 - 0x4000 27FF | Reserved |
| | | 0x4000 2000 - 0x4000 23FF | TIMER13 |
| | | 0x4000 1400 - 0x4000 1FFF | Reserved |
| | | 0x4000 1000 - 0x4000 13FF | TIMER5 |
| | | 0x4000 0800 - 0x4000 0FFF | Reserved |
| | | 0x4000 0400 - 0x4000 07FF | TIMER2 |
| | | 0x4000 0000 - 0x4000 03FF | TIMER1 |
| SRAM | | 0x2000 4000 - 0x3FFF FFFF | Reserved |
| OI (AIVI | | 0x2000 0000 - 0x2000 3FFF | SRAM |
| | | 0x1FFF FC00 - 0x1FFF FFFF | Reserved |
| | | 0x1FFF F800 - 0x1FFF FBFF | Option bytes |
| Code | | 0x1FFF EC00 - 0x1FFF F7FF | System memory |
| 2340 | | 0x0810 0000 - 0x1FFF EBFF | Reserved |
| | | 0x0800 0000 - 0x0801 FFFF | Main Flash memory |
| | | 0x0010 0000 - 0x07FF FFFF | Reserved |



| Pre-defined Regions | Bus | Address | Peripherals |
|------------------------|-----|---------------------------|-----------------------------------|
| | | 0x0000 0000 - 0x000F FFFF | Aliased to Flash or system memory |

2.5 Clock tree

Figure 2-6. GD32F350xx clock tree



Note:

If the APB prescaler is 1, the timer clock frequencies are set to AHB frequency divide by 1. Otherwise, they are set to the AHB frequency divide by half of APB prescaler.

Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8M RC oscillators



IRC40K: Internal 40K RC oscillator IRC48M: Internal 48M RC oscillators IRC28M: Internal 28M RC oscillators



2.6 Pin definitions

2.6.1 GD32F350Rx LQFP64 pin definitions

Table 2-3. GD32F350Rx LQFP64 pin definitions


| Table 2-3. G | | | • | |
|-------------------------|------|----------------------------|-----------------------------|---|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| V _{BAT} | 1 | Р | | Default: V _{BAT} |
| PC13- TAMPER- RTC | 2 | I/O | | Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1 |
| PC14- OSC32IN | 3 | I/O | | Default: PC14 Additional: OSC32IN |
| PC15- OSC32OUT | 4 | I/O | | Default: PC15 Additional: OSC32OUT |
| PF0-OSCIN | 5 | I/O | 5VT | Default: PF0 Alternate: CTC_SYNC Additional: OSCIN |
| PF1- OSCOUT | 6 | I/O | 5VT | Default: PF1 Additional: OSCOUT |
| NRST | 7 | I/O | | Default: NRST |
| PC0 | 8 | I/O | | Default: PC0 Alternate: EVENTOUT Additional: ADC_IN10 |
| PC1 | 9 | I/O | | Default: PC1 Alternate: EVENTOUT Additional: ADC_IN11 |
| PC2 | 10 | I/O | | Default: PC2 Alternate: EVENTOUT Additional: ADC_IN12 |
| PC3 | 11 | I/O | | Default: PC3 Alternate: EVENTOUT Additional: ADC_IN13 |
| Vssa | 12 | Р | | Default: V _{SSA} |
| V _{DDA} | 13 | Р | | Default: V _{DDA} |
| PA0-WKUP | | | | Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, CMP0_OUT, TSI_G0_IO0, I2C1_SCL ⁽⁵⁾ Additional: ADC_IN0, CMP0_IM6, RTC_TAMP1, WKUP0 |
| PA1 | 15 | I/O | | Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, TSI_G0_IO1, I2C1_SDA ⁽⁵⁾ , EVENTOUT Additional: ADC_IN1, CMP0_IP |



| | | | | GD321 330XX Datasneet |
|----------|------|----------------------------|-----------------------------|---|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| PA2 | 16 | I/O | | Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0 , CMP1_OUT,TSI_G0_IO2 |
| | | | | Additional: ADC_IN2, CMP1_IM6 Default: PA3 |
| PA3 | 17 | I/O | | Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3, TIMER14_CH1, TSI_G0_IO3 Additional: ADC_IN3, CMP1_IP |
| PF4 | 18 | I/O | 5VT | Default: PF4 Alternate: EVENTOUT |
| PF5 | 19 | I/O | 5VT | Default: PF5 Alternate: EVENTOUT |
| PA4 | 20 | I/O | | Default: PA4 Alternate: SPI0_NSS, I2S0_WS, USART0_CK ⁽³⁾ , USART1_CK ⁽⁴⁾ , TIMER13_CH0, TSI_G1_IO0, SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4, CMP0_IM4, CMP1_IM4, DAC0_OUT |
| PA5 | 21 | I/O | | Default: PA5 Alternate: SPI0_SCK, I2S0_CK, CEC, TIMER1_CH0, TIMER1_ETI, TSI_G1_IO1 Additional: ADC_IN5, CMP0_IM5, CMP1_IM5 |
| PA6 | 22 | I/O | | Default: PA6 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TIMER0_BKIN, TIMER15_CH0, CMP0_OUT, TSI_G1_IO2, EVENTOUT Additional: ADC_IN6 |
| PA7 | 23 | I/O | | Default: PA7 Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, CMP1_OUT, TSI_G1_IO3, EVENTOUT Additional: ADC_IN7 |
| PC4 | 24 | I/O | | Default: PC4 Alternate: EVENTOUT Additional: ADC IN14 |
| PC5 | 25 | I/O | | Default: PC5 Alternate: TSI_G2_IO0 Additional: ADC_IN15, WKUP4 |
| РВ0 | 26 | I/O | | Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, TSI_G2_IO1, USART1_RX ⁽⁴⁾ , EVENTOUT Additional: ADC_IN8 |
| PB1 | 27 | I/O | | Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, TSI_G2_IO2, SPI1_SCK ⁽⁵⁾ |



| | | | | GD321 330XX DataSilee |
|----------|------|----------------------------|-----------------------------|---|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| | | | | Additional: ADC_IN9 |
| DDO | 20 | I/O | 5VT | Default: PB2 |
| PB2 | 28 | 1/0 | 501 | Alternate: TSI_G2_IO3 |
| | | | | Default: PB10 |
| PB10 | 29 | I/O | 5VT | Alternate: I2C0_SCL ⁽³⁾ ,I2C1_SCL ⁽⁵⁾ , CEC, |
| | | | | TIMER1_CH2, TSITG, SPI1_IO2 ⁽⁵⁾ |
| | | | | Default: PB11 |
| PB11 | 30 | I/O | 5VT | Alternate: I2C0_SDA ⁽³⁾ ,I2C1_SDA ⁽⁵⁾ , TIMER1_CH3, |
| | | _ | | TSI_G5_IO0, EVENTOUT, SPI1_IO3 ⁽⁵⁾ |
| Vss | 31 | Р | | Default: Vss |
| V_{DD} | 32 | Р | | Default: V _{DD} |
| | | | | Default: PB12 |
| PB12 | 33 | I/O | 5VT | Alternate: SPI0_NSS ⁽³⁾ , SPI1_NSS ⁽⁵⁾ , TIMER0_BKIN, |
| | | | | TSI_G5_IO1, I2C1_SMBA ⁽⁵⁾ , EVENTOUT |
| | | | | Default: PB13 |
| PB13 | 34 | I/O | 5VT | Alternate: SPI0_SCK ⁽³⁾ , SPI1_SCK ⁽⁵⁾ , |
| | | | | TIMER0_CH0_ON, TSI_G5_IO2 |
| | | | | Default: PB14 |
| PB14 | 35 | I/O | 5VT | Alternate: SPI0_MISO ⁽³⁾ , SPI1_MISO ⁽⁵⁾ , |
| | | | | TIMER0_CH1_ON, TIMER14_CH0, TSI_G5_IO3 |
| | | | | Default: PB15 |
| PB15 | 36 | I/O | 5VT | Alternate: SPI0_MOSI ⁽³⁾ , SPI1_MOSI ⁽⁵⁾ , |
| 1 210 | 00 | .,, | 0 1 | TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1 |
| | | | | Additional: RTC_REFIN, WKUP6 |
| PC6 | 37 | I/O | 5VT | Default: PC6 |
| 1 00 | | .,, | 011 | Alternate: TIMER2_CH0, I2S0_MCK |
| PC7 | 38 | I/O | 5VT | Default: PC7 |
| | | | | Alternate: TIMER2_CH1 |
| PC8 | 39 | I/O | 5VT | Default: PC8 |
| | | | | Alternate: TIMER2_CH2 |
| PC9 | 40 | I/O | 5VT | Default: PC9 |
| | | | | Alternate: TIMER2_CH3 Default: PA8 |
| PA8 | 41 | I/O | 5VT | Alternate: USART0_CK, TIMER0_CH0, CK_OUT, |
| 1710 | 71 | 1/0 | 3 7 1 | USART1_TX ⁽⁴⁾ , EVENTOUT,USBFS_SOF,CTC_SYNC |
| | | | | Default: PA9 |
| PA9 | 42 | I/O | 5VT | Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN, |
| | | | | TSI_G3_IO0, I2C0_SCL,USBFS_VBUS |
| | | | | Default: PA10 |
| PA10 | 43 | I/O | 5VT | Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN, |
| | | | | TSI_G3_IO1, I2C0_SDA, USBFS_ID |
| | | | | Default: PA11 |
| DA44 | 44 | I/O | 5VT | Alternate: USART0_CTS, TIMER0_CH3, CMP0_OUT, |
| PA11 | 44 | 1/0 | 301 | TSI_G3_IO2, EVENTOUT, SPI1_IO2 ⁽⁵⁾ |
| | | | | Additional: USBFS_DM |





| | | | | GD321 330XX DataShee |
|----------|------|----------------------------|-----------------------------|--|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| | | 1 ype·/ | Level | Default: PA12 |
| PA12 | 45 | I/O | 5VT | Alternate: USART0_RTS, TIMER0_ETI, CMP1_OUT, TSI_G3_IO3, EVENTOUT, SPI1_IO3 ⁽⁵⁾ Additional: USBFS_DP |
| PA13 | 46 | I/O | 5VT | Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾ |
| PF6 | 47 | I/O | 5VT | Default: PF6 Alternate: I2C0_SCL ⁽³⁾ , I2C1_SCL ⁽⁵⁾ |
| PF7 | 48 | I/O | 5VT | Default: PF7 Alternate: I2C0_SDA ⁽³⁾ , I2C1_SDA ⁽⁵⁾ |
| PA14 | 49 | I/O | 5VT | Default: PA14 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, SPI1_MOSI ⁽⁵⁾ |
| PA15 | 50 | I/O | 5VT | Default: PA15 Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, SPI1_NSS ⁽⁵⁾ , EVENTOUT |
| PC10 | 51 | I/O | 5VT | Default: PC10 |
| PC11 | 52 | I/O | 5VT | Default: PC11 |
| PC12 | 53 | I/O | 5VT | Default: PC12 |
| PD2 | 54 | I/O | 5VT | Default: PD2 Alternate: TIMER2_ETI |
| PB3 | 55 | I/O | 5VT | Default: PB3 Alternate: SPI0_SCK, I2S0_CK, TIMER1_CH1, TSI_G4_IO0, EVENTOUT |
| PB4 | 56 | I/O | 5VT | Default: PB4 Alternate: SPI0_MISO,I2S0_MCK, TIMER2_CH0, TSI_G4_IO1, EVENTOUT |
| PB5 | 57 | I/O | 5VT | Default: PB5 Alternate: SPI0_MOSI,I2S0_SD, I2C0_SMBA, TIMER15_BKIN, TIMER2_CH1 Additional:WKUP5 |
| PB6 | 58 | I/O | 5VT | Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, TSI_G4_IO2 |
| PB7 | 59 | I/O | 5VT | Default: PB7 Alternate:I2C0_SDA,USART0_RX,TIMER16_CH0_ON,T SI_G4_IO3 |
| воото | 60 | I | | Default: BOOT0 |
| PB8 | 61 | I/O | 5VT | Default: PB8 Alternate: I2C0_SCL, CEC, TIMER15_CH0, TSITG |
| PB9 | 62 | I/O | 5VT | Default: PB9 Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT, I2S0_MCK |
| Vss | 63 | Р | | Default: Vss |



| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|----------|------|----------------------------|-----------------------------|--------------------------|
| V_{DD} | 64 | Р | | Default: V _{DD} |


Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F350R4 devices only.
- (4) Functions are available on GD32F350RB/8/6 devices.
- (5) Functions are available on GD32F350RB/8 devices.

2.6.2 GD32F350Cx LQFP48 pin definitions


Table 2-4. GD32F350Cx LQFP48 pin definitions

| Table 2 4. ODOZI GOOGX EQI I | | -to pin deminions | | |
|------------------------------|------|----------------------------|-----------------------------|---|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| V _{BAT} | 1 | Р | | Default: V _{BAT} |
| PC13- TAMPER- RTC | 2 | I/O | | Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1 |
| PC14- OSC32IN | 3 | I/O | | Default: PC14 Additional: OSC32IN |
| PC15- OSC32OUT | 4 | I/O | | Default: PC15 Additional: OSC32OUT |
| PF0-OSCIN | 5 | I/O | 5VT | Default: PF0 Alternate: CTC_SYNC Additional: OSCIN |
| PF1- OSCOUT | 6 | I/O | 5VT | Default: PF1 Additional: OSCOUT |
| NRST | 7 | I/O | | Default: NRST |
| V _{SSA} | 8 | Р | | Default: V _{SSA} |
| V_{DDA} | 9 | Р | | Default: V _{DDA} |
| PA0-WKUP | 10 | I/O | | Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, CMP0_OUT, TSI_G0_IO0, I2C1_SCL ⁽⁵⁾ Additional: ADC_IN0, CMP0_IM6, RTC_TAMP1, WKUP0 |
| PA1 | 11 | I/O | | Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, TSI_G0_IO1, I2C1_SDA ⁽⁵⁾ , EVENTOUT Additional: ADC_IN1, CMP0_IP |
| PA2 | 12 | I/O | | Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0 , CMP1_OUT,TSI_G0_IO2 Additional: ADC_IN2, CMP1_IM6 |
| PA3 | 13 | I/O | | Default: PA3 |





| | | | | ODOZI OSOAA Datasiicet |
|-----------------|------|---------------------|----------------------|---|
| Pin Name | Pins | Pin | 1/0 | Functions description |
| | | Type ⁽¹⁾ | Level ⁽²⁾ | |
| | | | | Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , |
| | | | | TIMER1_CH3, TIMER14_CH1, TSI_G0_IO3 |
| | | | | Additional: ADC_IN3, CMP1_IP |
| | | | | Default: PA4 |
| | | | | Alternate: SPI0_NSS, I2S0_WS, USART0_CK ⁽³⁾ , |
| PA4 | 14 | I/O | | USART1_CK ⁽⁴⁾ , TIMER13_CH0, TSI_G1_IO0, |
| 174 | 1-7 | .,, | | SPI1_NSS ⁽⁵⁾ |
| | | | | Additional: ADC_IN4, CMP0_IM4, CMP1_IM4, |
| | | | | DAC0_OUT |
| | | | | Default: PA5 |
| PA5 | 15 | I/O | | Alternate: SPI0_SCK, I2S0_CK, CEC, TIMER1_CH0, |
| | . | " | | TIMER1_ETI, TSI_G1_IO1 |
| | | | | Additional: ADC_IN5, CMP0_IM5, CMP1_IM5 |
| | | | | Default: PA6 |
| | | | | Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, |
| PA6 | 16 | I/O | | TIMER0_BKIN, TIMER15_CH0, CMP0_OUT, |
| | | | | TSI_G1_IO2, EVENTOUT |
| | | | | Additional: ADC_IN6 |
| | | | | Default: PA7 |
| | | | | Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1, |
| PA7 | 17 | I/O | | TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, |
| | | | | CMP1_OUT, TSI_G1_IO3, EVENTOUT |
| | | | | Additional: ADC_IN7 |
| | | | | Default: PB0 |
| PB0 | 18 | I/O | | Alternate: TIMER2_CH2, TIMER0_CH1_ON, |
| | | | | TSI_G2_IO1, USART1_RX ⁽⁴⁾ , EVENTOUT |
| | | | | Additional: ADC_IN8 |
| | | | | Default: PB1 |
| PB1 | 19 | I/O | | Alternate: TIMER2_CH3, TIMER13_CH0, |
| | | | | TIMER0_CH2_ON, TSI_G2_IO2, SPI1_SCK ⁽⁵⁾ |
| | | | | Additional: ADC_IN9 |
| PB2 | 20 | I/O | 5VT | Default: PB2 |
| | | | | Alternate: TSI_G2_IO3 |
| DD40 | 04 | | F\ | Default: PB10 |
| PB10 | 21 | I/O | 5VT | Alternate: I2C0_SCL ⁽³⁾ ,I2C1_SCL ⁽⁵⁾ , CEC, TIMER1_CH2, TSITG, SPI1_IO2 ⁽⁵⁾ |
| | | | | |
| DD44 | 00 | 1/0 | E\ | Default: PB11 |
| PB11 | 22 | I/O | 5VT | Alternate: I2C0_SDA ⁽³⁾ ,I2C1_SDA ⁽⁵⁾ , TIMER1_CH3, |
| | | | | TSI_G5_IO0, EVENTOUT, SPI1_IO3 ⁽⁵⁾ |
| Vss | 23 | P | | Default: Vss |
| V _{DD} | 24 | Р | | Default: V _{DD} |
| | | | | Default: PB12 |
| PB12 | 25 | I/O | 5VT | Alternate: SPI0_NSS ⁽³⁾ , SPI1_NSS ⁽⁵⁾ , TIMER0_BKIN, |
| | | | | TSI_G5_IO1, I2C1_SMBA ⁽⁵⁾ , EVENTOUT |
| PB13 | 26 | I/O | 5VT | Default: PB13 |





| | | | | | GD321 330XX Datastieet |
|----|--------------|------|----------------------------|-----------------------------|---|
| Pi | n Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| | | | | | Alternate: SPI0_SCK ⁽³⁾ , SPI1_SCK ⁽⁵⁾ , TIMER0_CH0_ON, |
| | | | | | TSI_G5_IO2 |
| | | | | | Default: PB14 |
| | PB14 | 27 | I/O | 5VT | Alternate: SPI0_MISO ⁽³⁾ , SPI1_MISO ⁽⁵⁾ , |
| | | | | | TIMER0_CH1_ON, TIMER14_CH0, TSI_G5_IO3 |
| | | | | | Default: PB15 |
| | DD4 <i>E</i> | 20 | 1/0 | C) /T | Alternate: SPI0_MOSI ⁽³⁾ , SPI1_MOSI ⁽⁵⁾ , |
| | PB15 | 28 | I/O | 5VT | TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1 |
| | | | | | Additional: RTC_REFIN, WKUP6 |
| | | | | | Default: PA8 |
| | PA8 | 29 | I/O | 5VT | Alternate: USART0_CK, TIMER0_CH0, CK_OUT, |
| | | | | | USART1_TX ⁽⁴⁾ , EVENTOUT,USBFS_SOF,CTC_SYNC |
| | | | | | Default: PA9 |
| | PA9 | 30 | I/O | 5VT | Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN, |
| | | | | | TSI_G3_IO0, I2C0_SCL,USBFS_VBUS |
| | | | | | Default: PA10 |
| | PA10 | 31 | I/O | 5VT | Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN, |
| | | | | | TSI_G3_IO1, I2C0_SDA, USBFS_ID |
| | | | | | Default: PA11 |
| | PA11 | 32 | I/O | 5VT | Alternate: USART0_CTS, TIMER0_CH3, CMP0_OUT, |
| | PATI | 32 | 1/0 | 371 | TSI_G3_IO2, EVENTOUT, SPI1_IO2 ⁽⁵⁾ |
| | | | | | Additional: USBFS_DM |
| | | | | | Default: PA12 |
| | PA12 | 33 | I/O | 5VT | Alternate: USART0_RTS, TIMER0_ETI, CMP1_OUT, |
| | . , | 00 | ., 0 | 011 | TSI_G3_IO3, EVENTOUT, SPI1_IO3 ⁽⁵⁾ |
| | | | | | Additional: USBFS_DP |
| | PA13 | 34 | I/O | 5VT | Default: PA13 |
| | | | | | Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾ |
| | PF6 | 35 | I/O | 5VT | Default: PF6 |
| | | | | | Alternate: I2C0_SCL ⁽³⁾ , I2C1_SCL ⁽⁵⁾ |
| | PF7 | 36 | I/O | 5VT | Default: PF7 Alternate: I2C0_SDA ⁽³⁾ , I2C1_SDA ⁽⁵⁾ |
| | | | | | Default: PA14 |
| | PA14 | 37 | I/O | 5VT | Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, |
| | 1 717 | 37 | 1/0 | 3 7 1 | SPI1_MOSI ⁽⁵⁾ |
| | | | | | Default: PA15 |
| | | | | | Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ , |
| | PA15 | 38 | I/O | 5VT | USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, |
| | | | | | SPI1_NSS ⁽⁵⁾ , EVENTOUT |
| | | | | | Default: PB5 |
| | DD. | 4.4 | | E. / | Alternate: SPI0_MOSI,I2S0_SD, I2C0_SMBA, |
| | PB5 | 41 | I/O | 5VT | TIMER15_BKIN, TIMER2_CH1 |
| | | | | | Additional:WKUP5 |
| | PB6 | 42 | I/O | 5VT | Default: PB6 |
| | י טט | 44 | 1/0 | JVI | Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, |



| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|----------|------|----------------------------|-----------------------------|---|
| | | | | TSI_G4_IO2 |
| | | | | Default: PB7 |
| PB7 | 43 | I/O | 5VT | Alternate:I2C0_SDA,USART0_RX,TIMER16_CH0_ON,T |
| | | | | SI_G4_IO3 |
| воото | 44 | Ι | | Default: BOOT0 |
| DDO | 45 | 1/0 | C)/T | Default: PB8 |
| PB8 | 45 | I/O | 5VT | Alternate: I2C0_SCL, CEC, TIMER15_CH0, TSITG |
| | | | | Default: PB9 |
| PB9 | 46 | I/O | 5VT | Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0, |
| | | | | EVENTOUT, I2S0_MCK |
| Vss | 47 | Р | | Default: Vss |
| V_{DD} | 48 | Р | | Default: V _{DD} |


Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F350C4 devices only.
- (4) Functions are available on GD32F350CB/8/6 devices.
- (5) Functions are available on GD32F350CB/8 devices.

2.6.3 GD32F350Kx QFN32 pin definitions

Table 2-5. GD32F350Kx QFN32 pin definitions

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|------------------|------|----------------------------|-----------------------------|--|
| | | | | Default: PF0 |
| PF0-OSCIN | 2 | I/O | 5VT | Alternate: CTC_SYNC |
| | | | | Additional: OSCIN |
| PF1- | 0 | 1/0 | E) /T | Default: PF1 |
| OSCOUT | 3 | I/O | 5VT | Additional: OSCOUT |
| NRST | 4 | I/O | | Default: NRST |
| V _{DDA} | 5 | Р | | Default: V _{DDA} |
| | | | | Default: PA0 |
| | | | | Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , |
| PA0-WKUP | 6 | I/O | | TIMER1_CH0, TIMER1_ETI, CMP0_OUT, TSI_G0_IO0, |
| | | | | I2C1_SCL ⁽⁵⁾ |
| | | | | Additional: ADC_IN0, CMP0_IM6, RTC_TAMP1, WKUP0 |
| | | | | Default: PA1 |
| PA1 | 7 | I/O | | Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , |
| PAI | , | 1/0 | | TIMER1_CH1, TSI_G0_IO1, I2C1_SDA ⁽⁵⁾ , EVENTOUT |
| | | | | Additional: ADC_IN1, CMP0_IP |
| | | | | Default: PA2 |
| PA2 | 8 | I/O | | Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, |
| FAZ | O | 1/0 | | TIMER14_CH0 , CMP1_OUT,TSI_G0_IO2 |
| | | | | Additional: ADC_IN2, CMP1_IM6 |





| | | | | GD32F350xx Datasheet |
|-----------------|------|----------------------------|-----------------------------|--|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| | | | | Default: PA3 |
| PA3 | 9 | I/O | | Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , |
| 1 43 | 9 | 1/0 | | TIMER1_CH3, TIMER14_CH1, TSI_G0_IO3 |
| | | | | Additional: ADC_IN3, CMP1_IP |
| | | | | Default: PA4 |
| | | | | Alternate: SPI0_NSS, I2S0_WS, USART0_CK ⁽³⁾ , |
| PA4 | 10 | I/O | | USART1_CK ⁽⁴⁾ , TIMER13_CH0, TSI_G1_IO0, |
| ., | . • | ., 0 | | SPI1_NSS ⁽⁵⁾ |
| | | | | Additional: ADC_IN4, CMP0_IM4, CMP1_IM4, |
| | | | | DAC0_OUT |
| | | | | Default: PA5 |
| PA5 | 11 | I/O | | Alternate: SPI0_SCK, I2S0_CK, CEC, TIMER1_CH0, |
| | | | | TIMER1_ETI, TSI_G1_IO1 |
| | | | | Additional: ADC_IN5, CMP0_IM5, CMP1_IM5 |
| | | | | Default: PA6 |
| | | | | Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, |
| PA6 | 12 | I/O | | TIMER0_BKIN, TIMER15_CH0, CMP0_OUT, |
| | | | | TSI_G1_IO2, EVENTOUT |
| | | | | Additional: ADC_IN6 |
| | | | | Default: PA7 |
| DA7 | 40 | 1/0 | | Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1, |
| PA7 | 13 | I/O | | TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, |
| | | | | CMP1_OUT, TSI_G1_IO3, EVENTOUT Additional: ADC_IN7 |
| | | | | Default: PB0 |
| | | | | Alternate: TIMER2_CH2, TIMER0_CH1_ON, |
| PB0 | 14 | I/O | | TSI_G2_IO1, USART1_RX ⁽⁴⁾ , EVENTOUT |
| | | | | Additional: ADC_IN8 |
| | | | | Default: PB1 |
| | | | | Alternate: TIMER2_CH3, TIMER13_CH0, |
| PB1 | 15 | I/O | | TIMER0_CH2_ON, TSI_G2_IO2, SPI1_SCK ⁽⁵⁾ |
| | | | | Additional: ADC_IN9 |
| | | | | Default: PB2 |
| PB2 | 16 | I/O | 5VT | Alternate: TSI_G2_IO3 |
| V _{DD} | 17 | Р | | Default: V _{DD} |
| | | | | Default: PA8 |
| PA8 | 18 | I/O | 5VT | Alternate: USART0_CK, TIMER0_CH0, CK_OUT, |
| | - | | · - | USART1_TX ⁽⁴⁾ , EVENTOUT, USBFS_SOF, CTC_SYNC |
| | | | | Default: PA9 |
| PA9 | 19 | I/O | 5VT | Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN, |
| | | | | TSI_G3_IO0, I2C0_SCL,USBFS_VBUS |
| | | | | Default: PA10 |
| PA10 | 20 | I/O | 5VT | Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN, |
| | | " | J V I | TSI_G3_IO1, I2C0_SDA, USBFS_ID |
| | | | | Default: PA11 |
| PA11 | 21 | I/O | 5VT | Alternate: USART0_CTS, TIMER0_CH3, CMP0_OUT, |



GD32F350xx Datasheet


| | | Pin | I/O | |
|-----------------|------|---------------------|----------------------|---|
| Pin Name | Pins | Type ⁽¹⁾ | Level ⁽²⁾ | Functions description |
| | | Турс | LCVCI | TSI_G3_IO2, EVENTOUT, SPI1_IO2 ⁽⁵⁾ |
| | | | | Additional: USBFS_DM |
| | | | | Default: PA12 |
| | | | | Alternate: USART0_RTS, TIMER0_ETI, CMP1_OUT, |
| PA12 | 22 | I/O | 5VT | TSI_G3_IO3, EVENTOUT, SPI1_IO3 ⁽⁵⁾ |
| | | | | Additional: USBFS DP |
| | | | | Default: PA13 |
| PA13 | 23 | I/O | 5VT | Alternate: IFRP_OUT, SWDIO, SPI1_MISO(5) |
| | | | | Default: PA14 |
| PA14 | 24 | I/O | 5VT | Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, |
| | | | | SPI1_MOSI ⁽⁵⁾ |
| | | | | Default: PA15 |
| | | | _, _ | Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ , |
| PA15 | 25 | I/O | 5VT | USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, |
| | | | | SPI1_NSS ⁽⁵⁾ , EVENTOUT |
| | | | | Default: PB3 |
| PB3 | 26 | I/O | 5VT | Alternate: SPI0_SCK, I2S0_CK, TIMER1_CH1, |
| | | | | TSI_G4_IO0, EVENTOUT |
| | | | | Default: PB4 |
| PB4 | 27 | I/O | 5VT | Alternate: SPI0_MISO,I2S0_MCK, TIMER2_CH0, |
| | | | | TSI_G4_IO1, EVENTOUT |
| | | | | Default: PB5 |
| PB5 | 28 | I/O | 5VT | Alternate: SPI0_MOSI,I2S0_SD, I2C0_SMBA, |
| 1 23 | 20 | .,, | 371 | TIMER15_BKIN, TIMER2_CH1 |
| | | | | Additional:WKUP5 |
| | | | | Default: PB6 |
| PB6 | 29 | I/O | 5VT | Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, |
| | | | | TSI_G4_IO2 |
| | | | | Default: PB7 |
| PB7 | 30 | I/O | 5VT | Alternate:I2C0_SDA,USART0_RX,TIMER16_CH0_ON,T |
| | | | | SI_G4_I03 |
| BOOT0 | 31 | I | | Default: BOOT0 |
| PB8 | 32 | I/O | 5VT | Default: PB8 |
| | | | | Alternate: I2C0_SCL, CEC, TIMER15_CH0, TSITG |
| V _{DD} | 1 | Р | | Default: V _{DD} |

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F350K4 devices only.
- (4) Functions are available on GD32F350K8/6 devices.
- (5) Functions are available on GD32F350K8 devices.


2.6.4 GD32F350Gx QFN28 pin definitions

Table 2-6. GD32F350Gx QFN28 pin definitions





| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description | |
|------------|------|----------------------------|-----------------------------|--|-------------------------|
| | | Type | Leven | Default: PF0 | |
| PF0-OSCIN | 2 | I/O | 5VT | Alternate: CTC_SYNC | |
| FF0-OSCIN | 2 | 1/0 | 371 | Additional: OSCIN | |
| PF1- | | | | Default: PF1 | |
| OSCOUT | 3 | I/O | 5VT | Additional: OSCOUT | |
| | 4 | 1/0 | | Default: NRST | |
| NRST | 4 | I/O | | | |
| V_{DDA} | 5 | Р | | Default: V _{DDA} | |
| | | | | Default: PA0 | |
| DAG MANGUE | | | | Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , | |
| PA0-WKUP | 6 | I/O | | TIMER1_CH0, TIMER1_ETI, CMP0_OUT, TSI_G0_IO0, | |
| | | | | I2C1_SCL ⁽⁵⁾ | |
| | | | | Additional: ADC_IN0, CMP0_IM6, RTC_TAMP1, WKUP0 | |
| | | | | Default: PA1 | |
| PA1 | 7 | I/O | | Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, TSI_G0_IO1, I2C1_SDA ⁽⁵⁾ , EVENTOUT | |
| | | | | | |
| | | | | Additional: ADC_IN1, CMP0_IP | |
| | | | | Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, | |
| PA2 | 8 | I/O | | TIMER14_CH0, CMP1_OUT,TSI_G0_IO2 | |
| | | | | Additional: ADC_IN2, CMP1_IM6 | |
| | | | | Default: PA3 | |
| | | I/O | | Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , | |
| PA3 | 9 | | | TIMER1_CH3, TIMER14_CH1, TSI_G0_IO3 | |
| | | | | Additional: ADC_IN3, CMP1_IP | |
| | | | | Default: PA4 | |
| | | | | Alternate: SPI0_NSS, I2S0_WS, USART0_CK ⁽³⁾ , | |
| | | | | USART1_CK ⁽⁴⁾ , TIMER13_CH0, TSI_G1_IO0, | |
| PA4 | 10 | I/O | I/O | I/O | SPI1_NSS ⁽⁵⁾ |
| | | | | | |
| | | | | DAC0_OUT | |
| | | | | Default: PA5 | |
| | | | | Alternate: SPI0_SCK, I2S0_CK, CEC, TIMER1_CH0, | |
| PA5 | 11 | I/O | | TIMER1_ETI, TSI_G1_IO1 | |
| | | | | Additional: ADC_IN5, CMP0_IM5, CMP1_IM5 | |
| | | | | Default: PA6 | |
| | | | | Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, | |
| PA6 | 12 | I/O | | TIMER0_BKIN, TIMER15_CH0, CMP0_OUT, | |
| | | | | TSI_G1_IO2, EVENTOUT | |
| | | | | Additional: ADC_IN6 | |
| | | | | Default: PA7 | |
| | | I/O | | Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1, | |
| PA7 | 13 | | | TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, | |
| | | | | CMP1_OUT, TSI_G1_IO3, EVENTOUT | |
| | | | | Additional: ADC_IN7 | |
| PB0 | 14 | I/O | | Default: PB0 | |
| FBU | 14 | 1/0 | | Alternate: TIMER2_CH2, TIMER0_CH1_ON, | |





| | | Pin | I/O | CB321 330AA Bata311CC | | | | |
|-----------------|------|---------------------|----------------------|--|--|--|--|--|
| Pin Name | Pins | | Level ⁽²⁾ | Functions description | | | | |
| | | Type ⁽¹⁾ | Level | TSI_G2_IO1, USART1_RX ⁽⁴⁾ , EVENTOUT | | | | |
| | | | | | | | | |
| | | | | Additional: ADC_IN8 Default: PB1 | | | | |
| | | | | | | | | |
| PB1 | 15 | I/O | | Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, TSI_G2_IO2, SPI1_SCK ⁽⁵⁾ | | | | |
| | | | | | | | | |
| | 40 | P | | Additional: ADC_IN9 | | | | |
| V _{DD} | 16 | Р | | Default: V _{DD} | | | | |
| DAG | 47 | 1/0 | 5) /T | Default: PA9 | | | | |
| PA9 | 17 | I/O | 5VT | Alternate: USARTO_TX, TIMERO_CH1, TIMER14_BKIN, | | | | |
| | | | | TSI_G3_IO0, I2C0_SCL,USBFS_VBUS | | | | |
| 5446 | 4.0 | | =\ (T | Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN, | | | | |
| PA10 | 18 | I/O | 5VT | | | | | |
| | | | | TSI_G3_IO1, I2C0_SDA, USBFS_ID | | | | |
| | | | | Default: PA11 | | | | |
| PA11 | 19 | I/O | 5VT | Alternate: USART0_CTS, TIMER0_CH3, CMP0_OUT, | | | | |
| | | | 3 7 1 | TSI_G3_IO2, EVENTOUT, SPI1_IO2 ⁽⁵⁾ | | | | |
| | | | | Additional: USBFS_DM | | | | |
| | 20 | | 5VT | Default: PA12 | | | | |
| PA12 | | I/O | | Alternate: USARTO_RTS, TIMERO_ETI, CMP1_OUT, | | | | |
| | | | | TSI_G3_IO3, EVENTOUT, SPI1_IO3 ⁽⁵⁾ | | | | |
| | | | | Additional: USBFS_DP | | | | |
| PA13 | 21 | I/O | 5VT | Default: PA13 | | | | |
| | | | | Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾ | | | | |
| 5.44 | | | =\ (T | Default: PA14 | | | | |
| PA14 | 22 | I/O | 5VT | Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, | | | | |
| | | | | SPI1_MOSI ⁽⁵⁾ | | | | |
| | | | | Default: PA15 | | | | |
| PA15 | 23 | I/O | 5VT | Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ , | | | | |
| | | | | USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, | | | | |
| | | | | SPI1_NSS ⁽⁵⁾ , EVENTOUT | | | | |
| DDO | 0.4 | 1/0 | E\ | Default: PB3 | | | | |
| PB3 | 24 | I/O | 5VT | Alternate: SPI0_SCK, I2S0_CK, TIMER1_CH1, TSI_G4_IO0, EVENTOUT | | | | |
| | | | | Default: PB4 | | | | |
| PB4 | 25 | I/O | 5VT | Alternate: SPI0_MISO,I2S0_MCK, TIMER2_CH0, | | | | |
| FD4 | 20 | 1/0 | 371 | TSI_G4_IO1, EVENTOUT | | | | |
| | | | | Default: PB5 | | | | |
| | | | | Alternate: SPI0_MOSI,I2S0_SD, I2C0_SMBA, | | | | |
| PB5 | 26 | I/O | 5VT | TIMER15_BKIN, TIMER2_CH1 | | | | |
| | | | | Additional:WKUP5 | | | | |
| | | | | Default: PB6 | | | | |
| PB6 | 27 | I/O | 5VT | Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, | | | | |
| 1 00 | 21 | 1/0 | 3 7 1 | TSI_G4_IO2 | | | | |
| | | | | Default: PB7 | | | | |
| PB7 | 28 | I/O | 5VT | Alternate:I2C0_SDA,USART0_RX,TIMER16_CH0_ON,T | | | | |
| | | | | $ \Delta $ | | | | |



GD32F350xx Datasheet

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|----------|------|----------------------------|-----------------------------|-----------------------|
| | | | | SI_G4_IO3 |
| воото | 1 | I | | Default: BOOT0 |

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F350G4 devices only.
- (4) Functions are available on GD32F350G8/6 devices.
- (5) Functions are available on GD32F350G8 devices



2.6.5 GD32F350xx pin alternate functions

Table 2-7. Port A alternate functions summary

| Pin Name | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
|-------------|-----------|---------------------------|-------------------|---------|-------------------------|---------|--------------------|------|
| DAG | | USART0_CTS(1) | TIMER1_CH0, | TSI_G0 | 1004 001 (3) | | | CMP0 |
| PA0 | | USART1_CTS(2) | TIMER1_ETI | _IO0 | I2C1_SCL ⁽³⁾ | | | _OUT |
| PA1 | EVENTOU | USART0_RTS ⁽¹⁾ | TIMER1_CH1 | TSI_G0 | I2C1_SDA ⁽³ | | | |
| 1 71 | Т | USART1_RTS(2) | TIIVILIX I_OTTI | _IO1 |) | | | |
| PA2 | TIMER14_ | USART0_TX ⁽¹⁾ | TIMER1_CH2 | TSI_G0 | | | | CMP1 |
| FAZ | CH0 | USART1_TX ⁽²⁾ | | _IO2 | | | | _OUT |
| PA3 | TIMER14_ | USART0_RX ⁽¹⁾ | TIMER1_CH3 | TSI_G0 | | | | |
| 1 73 | CH1 | USART1_RX ⁽²⁾ | TIMERT_ONG | _IO3 | | | | |
| PA4 | SPI0_NSS/ | USART0_CK ⁽¹⁾ | | TSI_G1 | TIMER13_ | | SPI1_N | |
| 1714 | I2S0_WS | USART1_CK ⁽²⁾ | | _IO0 | CH0 | | SS ⁽³⁾ | |
| PA5 | SPI0_SCK/ | CEC | TIMER1_CH0, | TSI_G1 | | | | |
| 1710 | I2S0_CK | 020 | TIMER1_ETI | _IO1 | | | | |
| | SPI0_MIS | | TIMER0_BKIN | TSI_G1 | | TIMER15 | FVFNT | CMP0 |
| PA6 | O/I2S0_MC | TIMER2_CH0 | | _101_01 | | _CH0 | OUT | _OUT |
| | K | | | _102 | | _0110 | 001 | _001 |
| | SPI0_MOS | | TIMER0_CH0_ ON | TSI G1 | TIMER13_ | TIMER16 | EVENT | CMP1 |
| PA7 | I/ | TIMER2_CH1 | | _IO3 | CH0 | _CH0 | OUT | _OUT |
| | I2S0_SD | | | | | | | |
| PA8 | CK_OUT | USARTO_CK | TIMER0_CH0 | | USART1_T | | | |
| | | | | OUT | X ⁽²⁾ | OF | YNC | |
| PA9 | TIMER14_ | USART0_TX | TIMER0_CH1 | TSI_G3 | I2C0_SCL | USBFS_V | | |
| | BKIN | | | _IO0 | | BUS | | |
| PA10 | TIMER16_ | USART0_RX | TIMER0_CH2 | TSI_G3 | I2C0_SDA | USBFS_I | | |
| | BKIN | | | _IO1 | | D | | |
| PA11 | EVENTOU | USART0_CTS | TIMER0_CH3 | TSI_G3 | | | SPI1_IO | |
| | Т | | | _IO2 | | | 2 ⁽³⁾ | _OUT |
| PA12 | EVENTOU | USART0_RTS | TIMER0_ETI | TSI_G3 | | | SPI1_IO | |
| | Т | | | _IO3 | | | 3 ⁽³⁾ | _OUT |
| PA13 | SWDIO | IFRP_OUT | | | | | SPI1_MI | |
| . 7110 | 011210 | 001 | | | | | SO ⁽³⁾ | |
| PA14 | SWCLK | USART0_TX ⁽¹⁾ | | | | | SPI1_M | |
| 1 / (1-7 | OWOLK | USART1_TX ⁽²⁾ | | | | | OSI ⁽³⁾ | |
| PA15 | SPI0_NSS/ | USART0_RX ⁽¹⁾ | TIMER1_CH0, | EVENT | | | SPI1_N | |
| PATS | 12S0_WS | USART1_RX ⁽²⁾ | TIMER1_ETI | OUT | | | SS ⁽³⁾ | |



Table 2-8. Port B alternate functions summary

| Pin Name | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 |
|-------------|--|---|--------------------|--------------------|------------------------------|--------------|-----------------------------|
| PB0 | EVENTOUT | TIMER2_CH2 | TIMER0_CH1_ ON | TSI_G2_IO1 | USART1_ RX | | |
| PB1 | TIMER13_C H0 | TIMER2_CH3 | TIMER0_CH2_ ON | TSI_G2_IO2 | | | SPI1_SC K ⁽³⁾ |
| PB2 | | | | TSI_G2_IO3 | | | |
| PB3 | SPI0_SCK / I2S0_CK | EVENTOUT | TIMER1_CH1 | TSI_G4_IO0 | | | |
| PB4 | SPI0_MISO / I2S0_MCK | TIMER2_CH0 | EVENTOUT | TSI_G4_IO1 | | | |
| PB5 | SPI0_MOSI / I2S0_SD | TIMER2_CH1 | TIMER15_BKI N | I2C0_SMBA | | | |
| PB6 | USART0_TX | I2C0_SCL | TIMER15_CH0 _ON | TSI_G4_IO2 | | | |
| PB7 | USART0_RX | I2C0_SDA | TIMER16_CH0 _ON | TSI_G4_IO3 | | | |
| PB8 | CEC | I2C0_SCL | TIMER15_CH0 | TSITG | | | |
| PB9 | IFRP_OUT | I2C0_SDA | TIMER16_CH0 | EVENTOUT | | I2S0_MC K | |
| PB10 | CEC | I2C0_SCL ^{(1),} I2C1_SCL ⁽³⁾ | TIMER1_CH2 | TSITG | | | SPI1_IO2 |
| PB11 | EVENTOUT | I2C0_SDA ^{(1),} I2C1_SDA ⁽³⁾ | TIMER1_CH3 | TSI_G5_IO0 | | | SPI1_IO3 |
| PB12 | SPI0_NSS ⁽¹⁾ SPI1_NSS ⁽³⁾ | EVENTOUT | TIMER0_BKIN | TSI_G5_IO1 | I2C1_SMB A ⁽³⁾ | | |
| PB13 | SPI0_SCK ⁽¹⁾ SPI1_SCK ⁽³⁾ | | TIMER0_CH0_ ON | TSI_G5_IO2 | | | |
| PB14 | SPI0_MISO ⁽¹⁾ SPI1_MISO ⁽³⁾ | ITIMER14 CH0 | TIMER0_CH1_ ON | TSI_G5_IO3 | | | |
| PB15 | SPI0_MOSI ⁽¹⁾ SPI1_MOSI ⁽³⁾ | TIMER14_CH1 | TIMER0_CH2_ ON | TIMER14_CH0 _ON | | | |



Table 2-9. Port C alternate functions summary

| Pin Name | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 |
|-------------|------------|-----|----------|-----|-----|-----|-----|
| PC0 | EVENTOUT | | | | | | |
| PC1 | EVENTOUT | | | | | | |
| PC2 | EVENTOUT | | | | | | |
| PC3 | EVENTOUT | | | | | | |
| PC4 | EVENTOUT | | | | | | |
| PC5 | TSI_G2_IO0 | | | | | | |
| PC6 | TIMER2_CH0 | | I2S0_MCK | | | | |
| PC7 | TIMER2_CH1 | | | | | | |
| PC8 | TIMER2_CH2 | | | | | | |
| PC9 | TIMER2_CH3 | | | | | | |
| PC10 | | | | | | | |
| PC11 | | | | | | | |
| PC12 | | | | | | | |
| PC13 | | | | | | | |
| PC14 | | | | | | | |
| PC15 | | | | | | | |

Table 2-10. Port D alternate functions summary

| Pin | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 |
|------|------------|------|------|------|-----|-----|-----|
| Name | Alv | Ai i | Al Z | Al V | Alt | AIO | Aiv |
| PD0 | | | | | | | |
| PD1 | | | | | | | |
| PD2 | TIMER2_ETI | | | | | | |
| PD3 | | | | | | | |
| PD4 | | | | | | | |
| PD5 | | | | | | | |
| PD6 | | | | | | | |
| PD7 | | | | | | | |
| PD8 | | | | | | | |
| PD9 | | | | | | | |
| PD10 | | | | | | | |
| PD11 | | | | | | | |
| PD12 | | | | | | | |
| PD13 | | | | | | | |
| PD14 | | | | | | | |
| PD15 | | _ | | | | | |



Table 2-11. Port F alternate functions summary

| Pin Name | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 |
|-------------|-------------------------|-----|-----|-----|-----|-----|-----|
| PF0 | CTC_SYNC | | | | | | |
| PF1 | | | | | | | |
| PF2 | | | | | | | |
| PF3 | | | | | | | |
| PF4 | EVENTOUT | | | | | | |
| PF5 | EVENTOUT | | | | | | |
| DEC | I2C0_SCL ⁽¹⁾ | | | | | | |
| PF6 | I2C1_SCL(3) | | | | | | |
| PF7 | I2C0_SDA ⁽¹⁾ | | | | | | |
| PF7 | I2C1_SDA ⁽³⁾ | | | | | | |
| PF8 | | | | | | | |
| PF9 | | | | | | | |
| PF10 | | | | | | | |
| PF11 | | | | | | | |
| PF12 | | | | | | | |
| PF13 | | | | | | | |
| PF14 | | | | | | | |
| PF15 | | | | | | | |

Notes:

- (1) Functions are available on GD32F350x4 devices only.
- (2) Functions are available on GD32F350xB/8/6 devices.
- (3) Functions are available on GD32F350xB/8 devices.



3 Functional description

3.1 ARM® Cortex®-M4 core

The ARM® Cortex®-M4 processor is a high performance embedded processor with DSP instructions which allow efficient signal processing and complex algorithm execution. It brings an efficient, easy-to-use blend of control and signal processing capabilities to meet the digital signal control markets demand. The processor is highly configurable enabling a wide range of implementations from those requiring memory protection and powerful trace technology to cost sensitive devices requiring minimal area, while delivering outstanding computational performance and an advanced system response to interrupts.

32-bit ARM® Cortex®-M4 processor core

- Up to 108 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated DSP instructions
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M4 processor is based on the ARMv7-M architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M4:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

3.2 On-chip memory

- Up to 128 Kbytes of Flash memory
- Up to 16 Kbytes of SRAM with hardware parity checking

The ARM® Cortex®-M4 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 128 Kbytes of inner Flash and 16 Kbytes of inner SRAM at most is available for storing programs and data, both accessed (R/W) at CPU clock speed with zero wait states. *Table 2-2. GD32F350xx memory map* shows the memory map of the GD32F350xx series of devices, including code, SRAM, peripheral, and other pre-defined regions.



3.3 Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 28 MHz RC oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB, APB2 and APB1 domains is 108 MHz/54 MHz. See *Figure 2-6. GD32F350xx clock tree* for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.6 V and down to 1.8V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- Arr V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10) or USART1 (PA14 and PA15).



3.5 Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ Deep-sleep mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, RTC tamper and timestamp, CMP0/CMP1 output, LVD output, USART wakeup, CEC wakeup and USB wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

3.6 Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2.86 MSPS
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Input voltage range: V_{SSA} to V_{DDA} (2.6 to 3.6 V)
- Temperature sensor

One 12-bit 2.86 MSPS multi-channel ADCs are integrated in the device. It has a total of 19 multiplexed channels: 16 external channels, 1 channel for internal temperature sensor (V_{SENSE}), 1 channel for internal reference voltage (V_{REFINT}) and 1 channel for battery voltage (V_{BAT}). The input voltage range is between V_{SSA} and V_{DDA}. An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general level 0 timers (TIMERx)



and the advanced timer (TIMER0) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage in a digital value.

3.7 Digital to analog converter (DAC)

- 12-bit DAC converter of independent output channel
- 8-bit or 12-bit mode in conjunction with the DMA controller

The 12-bit buffered DAC channel is used to generate variable analog outputs. The DAC is designed with integrated resistor strings structure. The DAC channels can be triggered by the timer update outputs or EXTI with DMA support. The maximum output value of the DAC is $V_{\mathsf{REF+}}$.

3.8 DMA

- 7 channel DMA controller
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs, DAC and I2S

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.9 General-purpose inputs/outputs (GPIOs)

- Up to 55 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 55 general purpose I/O pins (GPIO) in GD32F350xx, named PAO ~ PA15 and PBO ~ PB15, PCO ~ PC15, PD2, PF0, PF1, PF4-PF7 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull open-drain or analog), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.



All GPIOs are high-current capable except for analog inputs.

3.10 Timers and PWM generation

- One 16-bit advanced timer (TIMER0), one 32-bit general timer (TIMER1), five 16-bit general timers (TIMER2, TIMER13 ~ TIMER16), and one 16-bit basic timer (TIMER5)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (Free watchdog timer and window watchdog timer)

The advanced timer (TIMER0) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge- or center- aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER13 ~ TIMER16 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5, is mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F350xx have two watchdog peripherals, free watchdog and window watchdog. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler. It is clocked from an independent 40 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.



The SysTick timer is dedicated for OS, but could also be used as a standard down counter. The features are shown below:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11 Real time clock (RTC)

- Independent binary-coded decimal (BCD) format timer/counter with five 32-bit backup registers.
- Calendar with subsecond, seconds, minutes, hours, week day, date, year and month automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 0.954 ppm resolution for compensation of quartz crystal inaccuracy.

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. In the RTC unit, there are two prescalers used for implementing the calendar and other functions. One prescaler is a 7-bit asynchronous prescaler and the other is a 15-bit synchronous prescaler.

3.12 Inter-integrated circuit (I2C)

- Up to two I2C bus interfaces can support both master and slave mode with a frequency up to 1 MHz (Fast mode plus)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides different data transfer rates: up to 100 KHz in standard mode, up to 400 KHz in the fast mode and up to 1 MHz in the fast mode plus. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.



3.13 Serial peripheral interface (SPI)

- Up to two SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

3.14 Universal synchronous asynchronous receiver transmitter (USART)

- Up to two USARTs with operating frequency up to 6.75 MB/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

3.15 Inter-IC sound (I2S)

- One I2S bus Interfaces with sampling frequency from 8 KHz to 192 KHz, multiplexed with SPI0
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32F350xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI0. The audio sampling frequency from 8 KHz to 192 KHz is supported with less than 0.5% accuracy error.



3.16 HDMI CEC

■ Hardware support Consumer Electronics Control (CEC) protocol (HDMI standard rev1.4)

The CEC protocol provides high-level control functions between the audiovisual products linked with HDMI cables. GD32F350xx contain a HDMI-CEC controller which has an independent clock domain and can wake up the MCU from deep-sleep mode on data reception.

3.17 Universal serial bus full-speed interface (USBFS)

- One USB device/host/OTG full-speed Interface with frequency up to 12 Mbit/s
- Internal 48 MHz oscillator (IRC48M) support crystal-less operation
- Internal main PLL for USB CLK compliantly
- Internal USBFS PHY support

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers. Transaction formatting is performed by the hardware, including CRC generation and checking. It supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. The required precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use a HXTAL crystal oscillator) or by the internal 48 MHz oscillator (IRC48M) in automatic trimming mode that allows crystal-less operation.

3.18 Touch sensing interface (TSI)

- Charge transfer sequence fully controlled by hardware
- 6 fully parallel groups implemented
- 18 IOs configurable for capacitive sensing Channel Pins and 6 for Sample Pins
- Configurable transfer sequence frequency
- Able to implement the user specific charge transfer sequences
- Sequence end and error flags / configurable interrupts
- Spread spectrum function implemented

Capacitive sensing technology can be used for the detection of a finger (or any conductive object) presence near an electrode. The capacitive variation of the electrode introduced by the finger can be measured by charging and detecting the voltage across the sampling capacitor. GD32F350xx contain a hardware touch sensing interface (TSI) and only requires few external components to operate. The sensing channels are distributed over 6 analog I/O groups including: Group0 (PA0 ~ PA3), Group1 (PA4 ~ PA7), Group2 (PC5, PB0 ~ PB2),



Group3 (PA9 ~ PA12), Group4 (PB3, PB4, PB6, PB7) and Group5 (PB11 ~ PB14),

3.19 Comparators (CMP)

- Two fast rail-to-rail low-power comparators with software configurable
- Programmable reference voltage (internal, external I/O or DAC output pin)

Two Comparators (CMP) are implemented within the devices. Both comparators can wake up from deep-sleep mode to generate interrupts and breaks for the timers and also can be combined as a window comparator. The internal voltage reference is also connected to ADC_IN17 input channel of the ADC.

3.20 Debug mode

Serial wire JTAG debug port (SWJ-DP)

The ARM® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.21 Package and operation temperature

- LQFP64 (GD32F350Rx), LQFP48 (GD32F350Cx), QFN32 (GD32F350Kx) and QFN28 (GD32F350Gx)
- Operation temperature range: -40°C to +85°C (industrial level)



4 Electrical characteristics

4.1 Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings(1) (4)

| Symbol | Parameter | Min | Max | Unit |
|-----------------------------------|---|------------------------|------------------------|------|
| V_{DD} | External voltage range ⁽²⁾ | V _{SS} - 0.3 | V _{SS} + 3.6 | V |
| V_{DDA} | External analog supply voltage | V _{SSA} - 0.3 | V _{SSA} + 3.6 | V |
| VBAT | External battery supply voltage | V _{SS} - 0.3 | V _{SS} + 3.6 | V |
| Vin | Input voltage on 5V tolerant pin ⁽³⁾ | V _{SS} - 0.3 | $V_{DD} + 3.6$ | V |
| VIN | Input voltage on other I/O | V _{SS} - 0.3 | 3.6 | V |
| $ \Delta V_{DDx} $ | Variations between different V _{DD} power pins | _ | 50 | mV |
| V _{SSX} -V _{SS} | Variations between different ground pins | _ | 50 | mV |
| lio | Maximum current for GPIO pin | _ | ±25 | mA |
| TA | Operating temperature range | -40 | +85 | °C |
| T _{STG} | Storage temperature range | -55 | +150 | °C |
| TJ | Maximum junction temperature | _ | 125 | °C |

^{(1).} Guaranteed by design, not tested in production.

4.2 Operating conditions characteristics

Table 4-2. DC operating conditions

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Тур | Max ⁽¹⁾ | Unit |
|------------------|------------------------|-------------------------|--------------------|-----|--------------------|------|
| V_{DD} | Supply voltage | | 2.6 | 3.3 | 3.6 | ٧ |
| V _{DDA} | Analog supply voltage | Same as V _{DD} | 2.6 | 3.3 | 3.6 | V |
| V _{BAT} | Battery supply voltage | _ | 1.8 | _ | 3.6 | V |

^{(1).} Based on characterization, not tested in production.


Figure 4-1. Recommended power supply decoupling capacitors (1) (2)

^{(2).} All main power and ground pins should be connected to an external power source within the allowable range.

^{(3).} V_{IN} maximum value cannot exceed 6.5 V.

^{(4).} It is recommended that V_{DD} and V_{DDA} are powered by the same source. The maximum difference between V_{DD} and V_{DDA} does not exceed 300 mV during power-up and operation.





- (1). The V_{REF+} and V_{REF+} pins are only available on no less than 100-pin packages, or else the V_{REF+} and V_{REF+} pins are not available and internally connected to V_{DDA} and V_{SSA} pins.
- (2). All decoupling capacitors need to be as close as possible to the pins on the PCB board.

Table 4-3. Clock frequency⁽¹⁾

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--------------------|----------------------|------------|-----|-----|------|
| f _{HCLK1} | AHB1 clock frequency | _ | 0 | 108 | MHz |
| f _{HCLK2} | AHB2 clock frequency | _ | 0 | 108 | MHz |
| f _{APB1} | APB1 clock frequency | _ | 0 | 54 | MHz |
| f _{APB2} | APB2 clock frequency | _ | 0 | 54 | MHz |

^{(1).} Guaranteed by design, not tested in production.

Table 4-4. Operating conditions at Power up/ Power down(1)

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--------|--------------------------------|------------|-----|-----|-------|
| | V _{DD} rise time rate | | 0 | 8 | ٨/ |
| t∨DD | V _{DD} fall time rate | _ | 20 | 8 | μs /V |

^{(1).} Based on characterization, not tested in production.

Table 4-5. Start-up timings of Operating conditions(1)(2)(3)

| Symbol | Parameter | Conditions | Тур | Unit |
|-----------------------|---------------|-------------------------|-----|------|
| | Start up time | Clock source from HXTAL | 37 | ma |
| t _{start-up} | Start-up time | Clock source from IRC8M | 37 | ms |

- (1). Based on characterization, not tested in production.
- (2). After power-up, the start-up time is the time between the rising edge of NRST high and the main function.
- (3). PLL is off.

Table 4-6. Power saving mode wakeup timings characteristics(1)(2)

| Symbol | Parameter | Тур | Unit |
|---------------------|---|-----|------|
| tsleep | Wakeup from Sleep mode | 3.4 | |
| | Wakeup from Deep-sleep mode (LDO On) | 5.3 | μs |
| t Deep-sleep | Wakeup from Deep-sleep mode (LDO in low power mode) | 5.3 | |



| Symbol | Parameter | Тур | Unit |
|----------------------|--------------------------|------|------|
| t _{Standby} | Wakeup from Standby mode | 37.9 | ms |

^{(1).} Based on characterization, not tested in production.

4.3 Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7. Power consumption characteristics (1) (2) (3) (3) (4) (5)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------|------------------------------|--|-----|-------|-----|------|
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$, System clock = 108 MHz, All peripherals enabled | _ | 25.12 | _ | mA |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$, System clock = 108 MHz, All peripherals disabled | _ | 19.04 | _ | mA |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$, System clock = 96 MHz, All peripherals enabled | _ | 22.46 | _ | mA |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$, System Clock = 96 MHz, All peripherals disabled | _ | 17.08 | _ | mA |
| las t las | Supply current (Run mode) | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$, System clock = 84 MHz, All peripherals enabled | _ | 19.86 | | mA |
| IDD + IDDA | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$, System Clock = 84 MHz, All peripherals disabled | _ | 15.14 | | mA |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$, System clock = 72 MHz, All peripherals enabled | _ | 17.22 | | mA |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz} ,$ System Clock = 72 MHz, All peripherals disabled | _ | 13.18 | | mA |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$, System clock = 48 MHz, All peripherals enabled | _ | 11.99 | _ | mA |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz} ,$ System Clock = 48 MHz, All peripherals disabled | _ | 9.30 | _ | mA |


^{(2).} The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions: $V_{DD} = V_{DDA} = 3.3 \text{ V}$, IRC8M = System clock = 8 MHz.



| Symb | ol Parameter | Conditions | Min | Тур | Max | Unit |
|----------|----------------|--|-----|-------|-----|--------|
| <u> </u> | T didiliotoi | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz},$ | | . 76 | шах | 01 |
| | | | | 9.36 | _ | mA |
| | | System clock = 36 MHz, All peripherals enabled | | 3.00 | | 1117 (|
| | | | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , | | 7.36 | _ | mA |
| | | System Clock = 36 MHz, All peripherals | | 7.30 | | ША |
| | | disabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$ | | 6.72 | | mΛ |
| | | System clock = 24 MHz, All peripherals | _ | 0.72 | | mA |
| | | enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ | | E 20 | | mΛ |
| | | System Clock = 24 MHz, All peripherals | _ | 5.38 | | mA |
| | | disabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ | | 4.06 | | A |
| | | System clock = 16 MHz , All peripherals | _ | 4.96 | | mA |
| | | enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$ | | 4.00 | | |
| | | System Clock = 16 MHz, All peripherals | _ | 4.06 | | mA |
| | | disabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$, | | | | |
| | | System clock = 8 MHz, All peripherals | _ | 3.22 | _ | mA |
| | | enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$, | | | | |
| | | System Clock = 8 MHz, All peripherals | _ | 2.78 | | mA |
| | | disabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 4 \text{ MHz}$ | | | | |
| | | System clock = 4 MHz, All peripherals | _ | 0.94 | _ | mA |
| | | enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 4 \text{ MHz}$ | | | | |
| | | System Clock = 4 MHz, All peripherals | _ | 0.75 | _ | mA |
| | | disabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 2 \text{ MHz},$ | | | | |
| | | System clock = 2 MHz, All peripherals | _ | 0.56 | _ | mA |
| | | enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 2 \text{ MHz},$ | | | | |
| | | System Clock = 2 MHz, All peripherals | _ | 0.48 | _ | mA |
| | | disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU | | | | |
| | | clock off, System clock = 108 MHz, All | — | 13.22 | _ | mA |
| | Supply current | peripherals enabled | | | | |
| | (Sleep mode) | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz}, \text{CPU}$ | | | | |
| | | clock off, System clock = 108 MHz, All | — | 6.30 | _ | mΑ |
| | | peripherals disabled | | | | |



| | | | | // DC | | |
|--------|-----------|---|-----|-------|-----|------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz, CPU}$ | | | | |
| | | clock off, System clock = 96 MHz, All | _ | 11.86 | _ | mΑ |
| | | peripherals enabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU | | | | |
| | | clock off, System Clock = 96 MHz, All | _ | 5.76 | _ | mΑ |
| | | peripherals disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU | | | | |
| | | clock off, System clock = 84 MHz, All | _ | 10.60 | _ | mΑ |
| | | peripherals enabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, CPU | | | | |
| | | clock off, System Clock = 84 MHz, All | _ | 5.24 | _ | mA |
| | | peripherals disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU | | | | |
| | | clock off, System clock = 72 MHz, All | _ | 9.28 | _ | mA |
| | | peripherals enabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU | | | | |
| | | clock off, System Clock = 72 MHz, All | _ | 4.68 | _ | mA |
| | | peripherals disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU | | | | |
| | | clock off, System clock = 48 MHz, All | _ | 6.70 | _ | mA |
| | | peripherals enabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU | | | | |
| | | clock off, System Clock = 48 MHz, All | _ | 3.62 | _ | mA |
| | | peripherals disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU | | | | |
| | | clock off, System clock = 36 MHz, All | _ | 5.36 | _ | mA |
| | | peripherals enabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU | | | | |
| | | clock off, System Clock = 36 MHz, All | _ | 3.08 | _ | mA |
| | | peripherals disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, CPU | | | | |
| | | clock off, System clock = 24 MHz, All | _ | 4.06 | _ | mA |
| | | peripherals enabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU | | | | |
| | | clock off, System Clock = 24 MHz, All | _ | 2.52 | _ | mΑ |
| | | peripherals disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU | | | | |
| | | clock off, System clock = 16 MHz, All | | 3.20 | _ | mA |
| | | peripherals enabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU | | | | |
| | | clock off, System Clock = 16 MHz, All | _ | 2.18 | _ | mA |
| | | peripherals disabled | | | | |





| Symbol | Parameter | Conditions | Min | Тур | Max | Uni |
|------------------|--|---|-----|--------|------|-----|
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz, CPU}$ | | | | |
| | | clock off, System clock = 8 MHz, All | _ | 2.32 | _ | mΑ |
| | | peripherals enabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU | | | | |
| | | clock off, System Clock = 8 MHz, All | _ | 1.84 | _ | m/ |
| | | peripherals disabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 4 \text{ MHz, CPU}$ | | | | |
| | | clock off, System clock = 4 MHz, All | _ | 0.56 | _ | m/ |
| | | peripherals enabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 4 MHz, CPU | | | | |
| | | clock off, System Clock = 4 MHz, All | _ | 0.36 | _ | m/ |
| | | peripherals disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 2 MHz, CPU | | | | |
| | | clock off, System clock = 2 MHz, All | _ | 0.37 | _ | m/ |
| | | peripherals enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 2 \text{ MHz, CPU}$ | | | | |
| | | clock off, System Clock = 2 MHz, All | | 0.27 | _ | m/ |
| | | peripherals disabled | | | | |
| | $V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in run mode,}$ | | | | | |
| | | IRC40K off, RTC off, All GPIOs analog | | 117.06 | 330 | μA |
| | | mode | | | | ļ· |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in low power}$ | | | | |
| | | mode, IRC40K off, RTC off, All GPIOs | _ | 91.98 | 330 | μA |
| | Supply current | analog mode | | 000 | | μ. |
| | (Deep-sleep | $V_{DD} = V_{DDA} = 3.3 \text{ V}$, Main LDO in under | | | | |
| | mode) | drive mode, IRC40K off, RTC off, All GPIOs | | 110.78 | 330 | μA |
| | | analog mode | | 110.70 | 000 | μ, |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}$, Low Power LDO in | | | | |
| | | under drive mode, IRC40K off, RTC off, All | | 85.92 | 330 | μÆ |
| | | GPIOs analog mode | | 00.02 | 000 | μ, |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K on,}$ | | | | |
| | | | _ | 7.83 | 12.1 | μA |
| | | RTC on | | | | |
| | Cupply ourrent | V _{DD} = V _{DDA} = 3.3 V, LXTAL off, IRC40K on, | _ | 7.54 | 12.1 | μA |
| | Supply current | RTC off | | | | |
| | (Standby mode) | | _ | 6.85 | 12.1 | μA |
| | | RTC off, VDDA Monitor on | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, LXTAL off, IRC40K off, | _ | 4.46 | 12.1 | μA |
| | | RTC off, VDDA Monitor off | | | | |
| | | V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on | | 1 74 | | |
| | D-# . | with external crystal, RTC on, LXTAL High | _ | 1.74 | _ | μÆ |
| I _{BAT} | Battery supply | driving | | | | |
| | | V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3 \text{ V}$, LXTAL on | | 4.50 | | |
| | | with external crystal, RTC on, LXTAL High | _ | 1.59 | _ | μÆ |
| | 1 | driving | | | | |



| | | 00021 | 000 | <u> </u> | iuo | 1000 |
|--------|-----------|--|-----|----------|-----|------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
| | | V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving | _ | 1.38 | _ | μΑ |
| | | V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Medium High driving | _ | 1.44 | _ | μA |
| | | V_{DD} off, V_{DDA} off, V_{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Medium High driving | _ | 1.29 | _ | μА |
| | | V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Medium High driving | | 1.09 | | μА |
| | | V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving | _ | 1.15 | | μА |
| | | V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving | _ | 1.00 | _ | μΑ |
| | | V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving | _ | 0.80 | _ | μА |
| | | V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving | _ | 1.07 | _ | μΑ |
| | | V_{DD} off, V_{DDA} off, V_{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Low driving | _ | 0.92 | _ | μΑ |
| | | V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving | _ | 0.72 | _ | μΑ |

- (1). Based on characterization, not tested in production.
- (2). Unless otherwise specified, all values given for T_A = 25 $^{\circ}C$ and test result is mean value.
- (3). When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.
- (4). When System Clock is greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is closed, using PLL.
- (5). When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC8M, or IRC40K are ON, an additional power consumption should be considered.






Figure 4-2. Typical supply current consumption in Run mode






Table 4-8. Peripheral current consumption characteristics (1)



| | | ODSZI SSOAA Data | |
|---------|-----------------------------|----------------------------|--------|
| | Porinhorials(5) | Typical consumption at 25℃ | Unit |
| | Peripherials ⁽⁵⁾ | (TYP) ⁽¹⁾ | Onit |
| | CEC | 0.6 | |
| | DAC ⁽²⁾ | 0.84 | |
| | PMU | 0.95 | |
| | I2C1 | 0.7 | |
| | I2C0 | 0.73 | |
| | USART1 | 0.68 | |
| APB1 | SPI2 | 0.59 | |
| | SPI1 | 0.63 | |
| | WWDGT | 0.59 | |
| | TIMER13 | 0.65 | |
| | TIMER 5 | 0.62 | |
| | TIMER 2 | 0.93 | |
| | TIMER 1 | 1.01 | |
| | TIMER 16 | 0.76 | |
| | TIMER 15 | 0.77 | |
| | TIMER 14 | 0.86 | mA |
| APB2 | USART0 | 0.84 |] "''^ |
| APB2 | SPI0 | 0.7 | |
| | TIMER0 | 1.15 | |
| | ADC ⁽³⁾ | 1.42 | |
| | CFG & CMP ⁽⁴⁾ | 1.06 | |
| | TSI | 0.86 | |
| | GPIOF | 0.66 | |
| | GPIOD | 0.66 | |
| | GPIOC | 0.71 | |
| AHB | GPIOB | 0.71 | |
| | GPIOA | 0.71 | |
| F | USBFS | 1.93 | |
| | CRC | 0.66 | |
| | DMA | 1.01 | |
| ADDAPB1 | СТС | 0.39 | |
| VDDWLDI | I2C2 | 0.34 | |
| | | | |

^{(1).} Based on characterization, not tested in production.

^{(2).} DEN0 and DEN1 bits in the DAC_CTL register are set to 1, and the converted value set to 0x800.

^{(3).} system clock = f_{HCLK} = 108 MHz, f_{APB1} = $f_{HCLK}/2$, f_{APB2} = f_{HCLK} , f_{ADCCLK} = $f_{APB2}/2$, ADCON bit is set to 1.

^{(4).} CMP0 or CMP1 enabled by setting CMP0EN and CMP1EN bit in CMP_CS, CMP0 or CMP1 mode setted to High Speed.

^{(5).} If there is no other description, then HXTAL = 8 MHz, system clock = f_{HCLK} = 108MHz, f_{APB1} = $f_{HCLK}/2$, f_{APB2} = f_{HCLK} .



4.4 EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in *Table 4-9. EMS characteristics*, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-9. EMS characteristics

| Symbol | Parameter | Conditions | Level/Class |
|------------------|--|--|-------------|
| Vesd | Voltage applied to all device pins to induce a functional disturbance | $V_{DD}=3.3~V,~T_A=+25~^{\circ}C,$ LQFP64, f _{HCLK} = 108 MHz conforms to IEC 61000-4-2 | 3A |
| V _{FTB} | Fast transient voltage burst applied to induce a functional disturbance through 100 pF on V _{DD} and V _{SS} pins | $V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$ $LQFP64, f_{HCLK} = 108 \text{ MHz}$ $conforms to IEC 61000-4-4$ | 3A |

4.5 Power supply supervisor characteristics



Table 4-10. Power supply supervisor characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------------------------|--------------------------------|-------------------------------|------|------|------|-----------------|
| | | LVDT[2:0] = 000, rising edge | 3.03 | 3.11 | 3.19 | V |
| | | LVDT[2:0] = 000, falling edge | 2.94 | 3.01 | 3.07 | V |
| | | LVDT[2:0] = 001, rising edge | 2.9 | 2.97 | 3.04 | V |
| | | LVDT[2:0] = 001, falling edge | 2.8 | 2.87 | 2.93 | ٧ |
| | | LVDT[2:0] = 010, rising edge | 2.76 | 2.83 | 2.9 | V |
| | Low Voltage Detector Threshold | LVDT[2:0] = 010, falling edge | 2.66 | 2.73 | 2.79 | V |
| | | LVDT[2:0] = 011, rising edge | 2.63 | 2.69 | 2.76 | V |
| V _{LVD} ⁽¹⁾ | | LVDT[2:0] = 011, falling edge | 2.53 | 2.59 | 2.66 | V |
| VLVD(1) | | LVDT[2:0] = 100, rising edge | 2.49 | 2.55 | 2.62 | V |
| | | LVDT[2:0] = 100, falling edge | 2.39 | 2.45 | 2.52 | V |
| | | LVDT[2:0] = 101, rising edge | 2.36 | 2.42 | 2.47 | V |
| | | LVDT[2:0] = 101, falling edge | 2.26 | 2.32 | 2.37 | V |
| | | LVDT[2:0] = 110, rising edge | 2.22 | 2.28 | 2.33 | V |
| | | LVDT[2:0] = 110, falling edge | 2.13 | 2.17 | 2.22 | V V V V V V V V |
| | | LVDT[2:0] = 111, rising edge | 2.08 | 2.14 | 2.19 | V |
| | | LVDT[2:0] = 111, falling edge | 1.99 | 2.03 | 2.08 | V |
| V _{LVDhyst} ⁽²⁾ | LVD hysteresis | _ | _ | 100 | _ | mV |
| V _{POR} ⁽¹⁾ | Power on reset threshold | | _ | 2.37 | _ | V |
| V _{PDR} ⁽¹⁾ | Power down reset threshold | _ | _ | 1.82 | _ | V |
| V _{PDRhyst} ⁽²⁾ | PDR hysteresis | | | 600 | _ | mV |
| trsttempo ⁽²⁾ | Reset temporization | | _ | 2 | _ | ms |

^{(1).} Based on characterization, not tested in production.

4.6 Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

^{(2).} Guaranteed by design, not tested in production.



Table 4-11. ESD characteristics (1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|-------------------------------|-------------------------|-----|-----|------|------|
| \/ | Electrostatic discharge | T _A = 25 °C; | | | 6000 | \/ |
| VESD(HBM) | voltage (human body model) | JESD22-A114 | | _ | | V |
| \/ | Electrostatic discharge | T _A = 25 °C; | | | 2000 | \/ |
| V _{ESD(CDM)} | voltage (charge device model) | JESD22-C101 | | _ | 2000 | V |

^{(1).} Based on characterization, not tested in production.

Table 4-12. Static latch-up characteristics (1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------|----------------------------------|--------------------------------|-----|-----|------|------|
| LU | I-test | T. 25 °C. ICCD70 | _ | _ | ±200 | mA |
| | V _{supply} over voltage | T _A = 25 °C; JESD78 | _ | | 5.4 | ٧ |

^{(1).} Based on characterization, not tested in production.

4.7 External clock characteristics

Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--|---------------------------------|---|-----|-----|-----|------|
| f _{HXTAL} ⁽¹⁾ | Crystal or ceramic frequency | 2.6 V ≤ VDD ≤ 3.6 V | 4 | 8 | 32 | MHz |
| R _F ⁽²⁾ | Feedback resistor | V _{DD} = 3.3 V | _ | 400 | _ | kΩ |
| C _{HXTAL} ⁽²⁾⁽³⁾ | Recommended matching | | | | | |
| | capacitance on OSCIN and | _ | _ | 20 | 30 | pF |
| | OSCOUT | | | | | |
| Ducy _(HXTAL) ⁽²⁾ | Crystal or ceramic duty cycle | _ | 30 | 50 | 70 | % |
| I(1) | Crystal or ceramic operating | V _{DD} = 3.3 V, T _A = 25 °C | | 1.2 | | A |
| I _{DD(HXTAL)} ⁽¹⁾ | current | VDD = 3.3 V, TA = 25 °C | _ | 1.3 | _ | mA |
| tsuhxtal ⁽¹⁾ | Crystal or ceramic startup time | V _{DD} = 3.3 V, T _A = 25 °C | _ | 1.8 | _ | ms |

^{(1).} Based on characterization, not tested in production.

Table 4-14. High speed external user clock characteristics (HXTAL in bypass mode)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--|-------------------------------------|-------------------------|--------------|-----|--------------|--------|
| f _{HXTAL_ext} ⁽¹⁾ | External clock source or oscillator | V _{DD} = 3.3 V | 1 | 8 | 50 | MHz |
| | frequency | VDD = 3.3 V | ' | 0 | 50 | IVIITZ |
| V _{HXTALH} ⁽²⁾ | OSCIN input pin high level voltage | V _{DD} = 3.3 V | $0.7~V_{DD}$ | _ | V_{DD} | V |
| V _{HXTALL} ⁽²⁾ | OSCIN input pin low level voltage | VDD = 3.3 V | Vss | _ | $0.3~V_{DD}$ | V |
| t _{H/L(HXTAL)} ⁽²⁾ | OSCIN high or low time | _ | 5 | _ | _ | |
| t _{R/F(HXTAL)} (2) | OSCIN rise or fall time | ise or fall time — | | _ | 10 | ns |
| C _{IN} ⁽¹⁾ | OSCIN input capacitance | _ | _ | 5 | _ | pF |

^{(2).} Guaranteed by design, not tested in production.

^{(3).} $C_{\text{HXTAL1}} = C_{\text{HXTAL2}} = 2^*(C_{\text{LOAD}} - C_{\text{S}})$, For C_{HXTAL1} and C_{HXTAL2} , it is recommended matching capacitance on OSCIN and OSCOUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_{S} , it is PCB and MCU pin stray capacitance.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------------|------------|------------|-----|-----|-----|------|
| Ducy _(HXTAL) (2) | Duty cycle | | 30 | 50 | 70 | % |

- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.

Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------------------|-------------------------------|--------------------|-----|--------|-----|------|
| f _{LXTAL} ⁽¹⁾ | Crystal or ceramic frequency | | | 32.768 | | kHz |
| | Recommended matching | | | | | |
| C _{LXTAL} (2)(3) | capacitance on OSC32IN | _ | _ | 15 | _ | pF |
| | and OSC32OUT | | | | | |
| Ducy _(LXTAL) (2) | Crystal or ceramic duty cycle | _ | 30 | _ | 70 | % |
| | | LXTALDRI[1:0] = 11 | | 1.3 | | |
| (1) | Crystal or ceramic operating | LXTALDRI[1:0] = 10 | | 1.0 | |] |
| I _{DDLXTAL} (1) | current | LXTALDRI[1:0] = 01 | | 0.7 | | μA |
| | | LXTALDRI[1:0] = 00 | | 0.6 | | |
| (1)(4) | Crystal or ceramic startup | | | 1.0 | | |
| tsulxtal ⁽¹⁾⁽⁴⁾ | time | _ | | 1.8 | | S |

- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.
- (3). $C_{LXTAL1} = C_{LXTAL2} = 2^*(C_{LOAD} C_S)$, For C_{LXTAL1} and C_{LXTAL2} , it is recommended matching capacitance on OSC32IN and OSC32OUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For CS, it is PCB and MCU pin stray capacitance.
- (4). tsulxtal is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.

Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)

| | - | | | | | |
|------------------------------------|------------------------------|------------|---------------------|--------|---------------------|-------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
| f | External clock source or | | | 32.768 | 1000 | kHz |
| f _{LXTAL_ext} | oscillator frequency | _ | | 32.700 | 1000 | KI IZ |
| V _{LXTALH} ⁽¹⁾ | OSC32IN input pin high level | | 0.7 V _{DD} | | V _{DD} | |
| VLXIALH\''' | voltage | | 0.7 VDD | _ | VDD | V |
| V _{LXTALL} ⁽¹⁾ | OSC32IN input pin low level | _ | \/ | | 0.3 V _{DD} | V |
| | voltage | | V _{SS} | | 0.5 VDD | |
| t _{H/L(LXTAL)} (1) | OSC32IN high or low time | | 450 | _ | _ | |
| tr/F(LXTAL) (1) | OSC32IN rise or fall time | _ | _ | _ | 50 | ns |
| C _{IN} ⁽¹⁾ | OSC32IN input capacitance | _ | _ | 5 | | pF |
| Ducy _(LXTAL) (1) | Duty cycle | _ | 30 | 50 | 70 | % |

^{(1).} Guaranteed by design, not tested in production.

4.8 Internal clock characteristics

Table 4-17. High speed internal clock (IRC8M) characteristics



| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------------------|-----------------------------|--|------|-----|------|------|
| | High Speed Internal | | | | | |
| f _{IRC8M} | Oscillator (IRC8M) | $V_{DD} = V_{DDA} = 3.3 \text{ V}$ | _ | 8 | _ | MHz |
| | frequency | | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 V$, | -4.0 | | +5.0 | % |
| | IDCOM appillator Fraguesia | $T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}^{(1)}$ | -4.0 | | +5.0 | /0 |
| ACC _{IRC8M} | IRC8M oscillator Frequency | $V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 0^{\circ}\text{C} \sim$ | -2.0 | | | % |
| | accuracy, Factory-trimmed | +85°C | -2.0 | _ | +2.0 | % |
| ACCIRC8M | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$ | -1.0 | _ | +1.0 | % |
| | IRC8M oscillator Frequency | | | | | |
| | accuracy, User trimming | _ | _ | 0.5 | _ | % |
| | step ⁽¹⁾ | | | | | |
| Dugy (2) | IDCOM appillator duty avola | $V_{DD} = V_{DDA} = 3.3 V$, | 45 | F0 | EE | % |
| Ducyirc8M ⁻⁷ | IRC8M oscillator duty cycle | fircsm = 8 MHz | 45 | 50 | 55 | % |
| I···(1) | IRC8M oscillator operating | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ | | 66 | | |
| I _{DDAIRC8M} ⁽¹⁾ | current | $f_{IRC8M} = 8 \text{ MHz}$ | | 00 | _ | μΑ |
| 4(1) | IRC8M oscillator startup | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ | | 2 | | |
| tsuircem ⁽¹⁾ | time | f _{IRC8M} = 8 MHz | | 2 | _ | μs |

^{(1).} Based on characterization, not tested in production.

Table 4-18. Low speed internal clock (IRC40K) characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------------|-------------------------------|--|---------|-----|-----|------|
| firc40K ⁽¹⁾ | Low Speed Internal oscillator | $V_{DD} = V_{DDA} = 3.3 V$, | 20 | 40 | 45 | kHz |
| | (IRC40K) frequency | $T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$ | 20 | 40 | 45 | KIIZ |
| I _{DDAIRC40K} (2) | IRC40K oscillator operating | $V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A =$ | | 0.4 | | ^ |
| IDDAIRC40K\-/ | current | 25 °C | _ 0.4 | | - | μΑ |
| tsuirc40K ⁽²⁾ | IRC40K oscillator startup | $V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A =$ | | 110 | | |
| | time | 25 °C | _ | 110 | | μs |

^{(1).} Guaranteed by design, not tested in production.

Table 4-19. High speed internal clock (IRC28M) characteristics

| Symbol | Parameter Conditions | | Min | Тур | Max | Unit |
|-----------|---|--|------|-----|------|------|
| firc28M | High Speed Internal Oscillator (IRC28M) frequency | V _{DD} = V _{DDA} = 3.3 V | | 28 | l | MHz |
| ACCIRC28M | | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +85 \text{ °C}^{(2)}$ | -4.0 | l | +5.0 | % |
| | IRC28M oscillator Frequency accuracy, Factory-trimmed | $V_{DD} = V_{DDA} = 3.3 \text{ V, T}_{A} = 0^{\circ}\text{C} \sim +85^{\circ}\text{C}$ | -2.0 | | +2.0 | % |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, } T_A =$ 25°C | -1.0 | l | +1.0 | % |
| | IRC28M oscillator Frequency accuracy, User trimming step ⁽¹⁾ | _ | ı | 0.5 | ı | % |

^{(2).} Guaranteed by design, not tested in production.

^{(2).} Based on characterization, not tested in production.



| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | |
|--|--------------------------------|-------------------------------------|-----|-----|-----|------|--|
| D _{IRC28M} ^{(2) (3)} | IRC28M oscillator duty cycle | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ | 45 | 50 | 55 | % | |
| | IRCZOW OSCIIIAIOI duty cycle | $f_{IRC28M} = 28 \text{ MHz}$ | 40 | 50 | 55 | 70 | |
| 1(1)(3) | IRC28M oscillator operating | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ | | 120 | | | |
| IDDAIRC28M ⁽¹⁾ (3) | current | $f_{IRC28M} = 28 \text{ MHz}$ | _ | 120 | _ | μA | |
| 4(1)(3) | IDC20M appillator startus time | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ | | | 1.6 | | |
| tsuirc28M ⁽¹⁾⁽³⁾ | IRC28M oscillator startup time | $f_{IRC28M} = 28 \text{ MHz}$ | _ | 1.6 | _ | μs | |

- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.
- (3). HXTAL = 8 MHz, system clock = $f_{HCLK} = 108 MHz$.

Table 4-20. High speed internal clock (IRC48M) characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------------------------|--------------------------------|---|------|------|------|------|
| | High Speed Internal | | | | | |
| f _{IRC48M} | Oscillator (IRC48M) | $V_{DD} = V_{DDA} = 3.3 \text{ V}$ | _ | 48 | _ | MHz |
| | frequency | | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 V$, | -4.0 | | +5.0 | % |
| | IDC49M appillator Fraguency | $T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}^{(1)}$ | -4.0 | | +5.0 | /0 |
| | IRC48M oscillator Frequency | $V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 0^{\circ}\text{C} \sim$ | -3.0 | | +3.0 | % |
| 400 | accuracy, Factory-trimmed | +85°C | -3.0 | | +3.0 | 70 |
| ACC _{IRC48M} | | V _{DD} = V _{DDA} = 3.3 V, T _A = 25°C | -2.0 | _ | +2.0 | % |
| | IRC48M oscillator Frequency | | | | | |
| | accuracy, User trimming | _ | _ | 0.12 | _ | % |
| | step ⁽¹⁾ | | | | | |
| D: (2) | IDC 49M as cillator duty avala | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ | 45 | 50 | EE | % |
| Dirc48M ⁽²⁾ | IRC48M oscillator duty cycle | firc28M = 16 MHz | 45 | 50 | 55 | % |
| I (1) | IRC48M oscillator operating | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ | | 260 | | |
| I _{DDAIRC48M} ⁽¹⁾ | current | firc28M = 16 MHz | | 200 | _ | μA |
| to (1) | IRC48M oscillator startup | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ | _ | 1 5 | _ | |
| tsuirc48M ⁽¹⁾ | time | f _{IRC28M} = 16 MHz | | 1.5 | | μs |

- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.

4.9 PLL characteristics

Table 4-21. PLL characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------------------------|----------------------------|---------------------|-----|-----|-----|---------|
| f _{PLLIN} ⁽¹⁾ | PLL input clock frequency | | 1 | _ | 25 | MHz |
| f _{PLLOUT} | PLL output clock frequency | _ | 16 | _ | 108 | MHz |
| f _{VCO} | PLL VCO output clock | | | | 108 | MHz |
| IVCO | frequency | | | _ | 108 | IVII IZ |
| tLOCK | PLL lock time | 1 | _ | _ | 320 | μs |
| I _{DDA} ^{(1) (3)} | Current consumption on | \/CO frog = 108 MHz | | 320 | | |
| | V _{DDA} | VCO freq = 108 MHz | | 320 | | μΑ |

| Jitter _{PLL} ⁽⁴⁾ | Cycle to cycle Jitter (rms) | System clock | 32.1 | no | |
|--------------------------------------|---------------------------------------|--------------|-------|----|--|
| Jillerpll | Cycle to cycle Jitter (peak to peak) | System Glock | 255.6 | ps | |

- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.
- (3). System clock = IRC8M = 8 MHz, $f_{PLLOUT} = 108 MHz$.
- (4). Value given with main PLL running.

4.10 Memory characteristics

Table 4-22. Flash memory characteristics

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Typ ⁽¹⁾ | Max ⁽²⁾ | Unit |
|--------------------|----------------------------|--|--------------------|--------------------|--------------------|---------|
| | Number of guaranteed | | | | | |
| PEcyc | program /erase cycles | _ | 100 | _ | _ | kcycles |
| | before failure (Endurance) | | | | | |
| t _{RET} | Data retention time | _ | | 20 | - | years |
| wtprog | Word programming time | $T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$ | | 37.5 | 86 | μs |
| t _{ERASE} | Page erase time | $T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$ | _ | 45 | 300 | ms |
| tmerase(64KB) | Mass erase time | T _A = -40 °C ~ +85 °C | _ | 0.5 | 1.6 | S |

^{(1).} Based on characterization, not tested in production.

4.11 NRST pin characteristics

Table 4-23. NRST pin characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------------|------------------------------------|--------------------------------------|---------------------|-----|-----------------------|----------|
| V _{IL(NRST)} (1) | NRST Input low level voltage | | -0.5 | _ | 0.3 V _{DD} | |
| V _{IH(NRST)} (1) | NRST Input high level voltage | $2.6 \text{ V} \leq \text{V}_{DD} =$ | 0.7 V _{DD} | | V _{DD} + 0.5 | V |
| V _{hyst} | Schmidt trigger Voltage hysteresis | V _{DDA} ≤ 3.6 V | _ | 140 | _ | mV |
| R _{pu} ⁽²⁾ | Pull-up equivalent resistor | _ | _ | 40 | _ | kΩ |

^{(1).} Based on characterization, not tested in production.

^{(2).} Guaranteed by design, not tested in production.

^{(2).} Guaranteed by design, not tested in production.



External reset circuit 10kΩ NRST R_{PU}

Figure 4-4. Recommended external NRST pin circuit

4.12 **GPIO** characteristics



Table 4-24. I/O port DC characteristics

| Symbol | Paran | neter | Conditions | Min | Тур | Max | Unit |
|--------------------------------|-------------------------|----------------|--|---------------------|-----|---------------------|------|
| | Standard IO L | ow level input | $2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$ | | | 0.2.1/ | V |
| VıL | volta | age | $2.6 \text{ V} \leq \text{VDD} = \text{VDDA} \leq 3.6 \text{ V}$ | _ | _ | 0.3 V _{DD} | V |
| VIL | 5V-tolerant I | O Low level | $2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$ | | | 0.3 V _{DD} | V |
| | input v | oltage | 2.0 V \(\text{VDD} = \text{VDDA} \(\text{S} \) 3.0 V | | | U.3 VDD | V |
| | Standard IC | High level | $2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$ | 0.7 V _{DD} | | | V |
| ViH | input v | oltage | 2.0 V \(\text{VDD} = \text{VDDA} \(\text{S} \) 0.0 V | O.7 VDD | | _ | V |
| VIH | 5V-tolerant I | O High level | $2.6 \text{ V} \leq \text{V}_{DD} = \text{V}_{DDA} \leq 3.6 \text{ V}$ | 0.7 V _{DD} | | | V |
| | input v | oltage | 2.0 V 3 VDD - VDDA 3 3.0 V | 0.7 VDD | | | V |
| | Low level ou | tput voltage | $V_{DD} = 2.6 \text{ V}$ | _ | _ | 0.21 | |
| $V_{OL}^{(1)}$ | for 8 IC |) Pins | $V_{DD} = 3.3 \text{ V}$ | _ | _ | 0.19 | V |
| | (each I _{IO} : | = +8 mA) | $V_{DD} = 3.6 \text{ V}$ | _ | _ | 0.18 | |
| | Low level ou | tput voltage | $V_{DD} = 2.6 \text{ V}$ | _ | _ | 0.54 | |
| V_{OL} | for 8 IC |) Pins | $V_{DD} = 3.3 \text{ V}$ | _ | | 0.47 | V |
| | (each I _{IO} = | : +20 mA) | $V_{DD} = 3.6 \text{ V}$ | _ | _ | 0.45 | |
| | High level ou | itput voltage | $V_{DD} = 2.6 \text{ V}$ | 2.40 | _ | _ | |
| Vон | for 8 IC |) Pins | $V_{DD} = 3.3 \text{ V}$ | 3.10 | _ | _ | V |
| | (each I _{IO} : | = +8 mA) | $V_{DD} = 3.6 \text{ V}$ | 3.40 | _ | | |
| | High level ou | itput voltage | $V_{DD} = 2.6 \text{ V}$ | 1.95 | | _ | |
| $V_{OH}^{(1)}$ | for 8 IC |) Pins | $V_{DD} = 3.3 \text{ V}$ | 2.73 | _ | | V |
| | (each I _{IO} = | : +20 mA) | $V_{DD} = 3.6 \text{ V}$ | 3.07 | | _ | |
| R _{PU} ⁽²⁾ | Internal pull- | All pins | $V_{\text{IN}} = V_{\text{SS}}$ | 30 | 40 | 50 | kΩ |
| K PU ^{1−} / | up resistor | PA10 | _ | 7.5 | 10 | 13.5 | kΩ |
| R _{PD} ⁽²⁾ | Internal pull- | All pins | $V_{IN} = V_{DD}$ | 30 | 40 | 50 | kΩ |
| K PD ^{1−} | down resistor | PA10 | _ | 7.5 | 10 | 13.5 | kΩ |

^{(1).} Based on characterization, not tested in production.

Table 4-25. I/O port AC characteristics (1) (2)


| GPIOx_OSPD[1:0] bit value ⁽³⁾ | Parameter | Conditions | Max | Unit |
|---|-------------------------------------|---|-----|------|
| CDIOV OSDDO - OSDDVIA OL VO | Maximum | $V_{DD} = 3.3 \text{ V}, C_L = 10 \text{ pF}$ | 20 | |
| GPIOx_OSPD0->OSPDy[1:0] = X0 (IO_Speed = 2 MHz) | frequency ⁽⁴⁾ | $V_{DD} = 3.3 \text{ V}, C_L = 30 \text{ pF}$ | 10 | MHz |
| (10_Speeu = 2 IVII 12) | nequency. | $V_{DD} = 3.3 \text{ V}, C_L = 50 \text{ pF}$ | 8 | |
| GPIOx_OSPD0->OSPDy[1:0] = 01 | Maximum | $V_{DD} = 3.3 \text{ V}, C_L = 10 \text{ pF}$ | 46 | |
| (IO_Speed = 10 MHz) | frequency ⁽⁴⁾ | $V_{DD} = 3.3 \text{ V}, C_L = 30 \text{ pF}$ | 40 | MHz |
| (10_Speed = 10 Wil 12) | nequency | $V_{DD} = 3.3 \text{ V}, C_L = 50 \text{ pF}$ | 30 | |
| GPIOx OSPD0->OSPDy[1:0] = 11 | Maximum | $V_{DD} = 3.3 \text{ V}, C_L = 10 \text{ pF}$ | 128 | |
| (IO Speed = 50 MHz) | frequency ⁽⁴⁾ | $V_{DD} = 3.3 \text{ V}, C_L = 30 \text{ pF}$ | 120 | MHz |
| (10_Speed = 30 Wi 12) | ilequelicy. | $V_{DD} = 3.3 \text{ V}, C_L = 50 \text{ pF}$ | 112 | |
| GPIOx_OSPD0->OSPDy[1:0] = 11 and | | $V_{DD} = 3.3 \text{ V}, C_L = 10 \text{ pF}$ | 144 | |
| GPIOx_OSPD1->SPDy = 1 | Maximum frequency ⁽⁴⁾ | $V_{DD} = 3.3 \text{ V}, C_L = 30 \text{ pF}$ | 128 | MHz |
| (IO_Speed mode = MAX) | in oquonoy** | $V_{DD} = 3.3 \text{ V}, C_L = 50 \text{ pF}$ | 116 | |

^{(2).} Guaranteed by design, not tested in production.



- (1). Based on characterization, not tested in production.
- (2). Unless otherwise specified, all test results given for T_A = 25 $\,^{\circ}$ C.
- (3). The I/O speed is configured using the GPIOx_OSPD0->OSPDy [1:0] bits. Refer to the GD32F3x0 user manual which is selected to set the GPIO port output speed.
- (4). The maximum frequency is defined in in Figure 4-5 and maximum frequency cannot exceed 108 MHz.

Figure 4-5. I/O port AC characteristics definition



4.13 ADC characteristics

Table 4-26. ADC characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------------------|----------------------------------|---------------------------------|-------|------|------------------|---------------------|
| $V_{DDA}^{(1)}$ | Operating voltage | _ | 2.6 | 3.3 | 3.6 | V |
| $V_{IN}^{(1)}$ | ADC input voltage range | _ | 0 | | V_{DDA} | V |
| f _{ADC} ⁽¹⁾ | ADC clock | _ | 0.1 | | 40 | MHz |
| | | 12-bit | 0.007 | | 2.86 | |
| fs ⁽¹⁾ | Compling rate | 10-bit | 0.008 | _ | 3.33 | MSPS |
| IS''' | Sampling rate | 8-bit | 0.01 | _ | 4.00 | IVISPS |
| | | 6-bit | 0.011 | _ | 5.00 | |
| V _{AIN} ⁽¹⁾ | Analog input voltage | 16 external; 2 internal | 0 | _ | V_{DDA} | V |
| R _{AIN} ⁽²⁾ | External input impedance | See Equation 1 | _ | _ | 24 | kΩ |
| R _{ADC} ⁽²⁾ | Input sampling switch resistance | _ | _ | | 0.2 | kΩ |
| C _{ADC} ⁽²⁾ | Input sampling capacitance | No pin/pad capacitance included | _ | _ | 5.5 | pF |
| t _{CAL} ⁽²⁾ | Calibration time | $f_{ADC} = 40 \text{ MHz}$ | | 3.12 | _ | μs |
| ts ⁽²⁾ | Sampling time | f _{ADC} = 40 MHz | 0.036 | _ | 5.7 | μs |
| | Total conversion | 12-bit | _ | 14 | _ | |
| tconv ⁽²⁾ | Total conversion | 10-bit | _ | 12 | _ | 1/ f _{ADC} |
| | time(including sampling time) | 8-bit | | 10 | _ | 1/ IADC |
| | uille) | 6-bit | | 8 | _ | |
| tsu ⁽²⁾ | Startup time | _ | _ | _ | 1 | μS |

^{(1).} Based on characterization, not tested in production.

^{(2).} Guaranteed by design, not tested in production.



Equation 1: Rain max formula
$$R_{AIN} < \frac{T_s}{f_{ADC}*C_{ADC}*ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-27. ADC R_{AIN} max for f_{ADC} = 40 MHz (1)

| T _s (cycles) | t _s (µs) | R _{AINmax} (kΩ) |
|-------------------------|---------------------|--------------------------|
| 1.5 | 0.04 | 0.47 |
| 7.5 | 0.18 | 3.15 |
| 13.5 | 0.32 | 5.82 |
| 28.5 | 0.68 | 12.55 |
| 41.5 | 0.99 | 18.35 |
| 55.5 | 1.32 | 24.55 |
| 71.5 | 1.70 | NA |
| 239.5 | 5.70 | NA |

^{(1).} Based on characterization, not tested in production.

Table 4-28. ADC dynamic accuracy at f_{ADC} = 28 MHz⁽¹⁾

| Symbol | Parameter | Test conditions | Min | Тур | Max | Unit |
|--------|--------------------------------------|------------------------------------|-----|-------|-----|------|
| ENOB | Effective number of bits | f _{ADC} = 28 MHz | _ | 10.3 | | bits |
| SNDR | Signal-to-noise and distortion ratio | $V_{DDA} = V_{DD} = 3.3 \text{ V}$ | _ | 63.8 | _ | |
| SNR | Signal-to-noise ratio | Input Frequency = 20 kHz | _ | 64.5 | _ | dB |
| THD | Total harmonic distortion | Temperature = 25°C | _ | -67.5 | _ | |

^{(1).} Based on characterization, not tested in production.

Table 4-29. ADC dynamic accuracy at f_{ADC} = 30 MHz⁽¹⁾

| Symbol | Parameter | Test conditions | Min | Тур | Max | Unit |
|--------|--------------------------------------|------------------------------------|-----|-------|-----|------|
| ENOB | Effective number of bits | $f_{ADC} = 30 \text{ MHz}$ | _ | 10.3 | | bits |
| SNDR | Signal-to-noise and distortion ratio | $V_{DDA} = V_{DD} = 3.3 \text{ V}$ | _ | 63.8 | | |
| SNR | Signal-to-noise ratio | Input Frequency = 20 kHz | _ | 64.5 | | dB |
| THD | Total harmonic distortion | Temperature = 25 °C | _ | -67.5 | | |

^{(1).} Based on characterization, not tested in production.

Table 4-30. ADC dynamic accuracy at f_{ADC} = 36 MHz⁽¹⁾

| Symbol | Parameter | Test conditions | Min | Тур | Max | Unit |
|--------|--------------------------------------|------------------------------------|------|------|-----|------|
| ENOB | Effective number of bits | f _{ADC} = 36 MHz | 10.3 | 10.4 | _ | bits |
| SNDR | Signal-to-noise and distortion ratio | $V_{DDA} = V_{DD} = 3.3 \text{ V}$ | 63.8 | 64.4 | _ | |
| SNR | Signal-to-noise ratio | Input Frequency = 20 | 64.2 | 65 | _ | dB |
| THD | Total harmonic distortion | kHz | -70 | -72 | _ | uБ |
| | Total Harmonic distortion | Temperature = 25°C | . 0 | - | | |

^{(1).} Based on characterization, not tested in production.

Table 4-31. ADC static accuracy at f_{ADC} = 14 MHz⁽¹⁾

| | is a commo macamacy an impo | · · ····- | | | |
|--------|------------------------------|------------------------------------|-----|-----|------|
| Symbol | Parameter | Test conditions | Тур | Max | Unit |
| Offset | Offset error | f _{ADC} = 14 MHz | ±1 | _ | LSB |
| DNL | Differential linearity error | $V_{DDA} = V_{DD} = 3.3 \text{ V}$ | ±1 | _ | LOD |



^{(1).} Based on characterization, not tested in production.

4.14 Temperature sensor characteristics

Table 4-32. Temperature sensor characteristics (1)

| Symbol | Parameter | Min | Тур | Max | Unit |
|-----------------|--|-----|------|-----|------------|
| TL | VSENSE linearity with temperature | | ±1.5 | - | $^{\circ}$ |
| Avg_Slope | Average slope | _ | 4.3 | _ | mV/℃ |
| V ₂₅ | Voltage at 25 °C | _ | 1.45 | _ | V |
| ts_temp (2) | ADC sampling time when reading the temperature | _ | 17.1 | _ | μs |

^{(1).} Based on characterization, not tested in production.

4.15 Comparators characteristics

Table 4-33. CMP characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max ⁽¹⁾ | Unit |
|-------------------|--------------------------------|-----------------------|-----|-------|--------------------|----------|
| V_{DDA} | Operating voltage | _ | 2.6 | 3.3 | 3.6 | V |
| V _{IN} | Input voltage range | _ | 0 | _ | V_{DDA} | V |
| | | Ultra low power mode | _ | 0.93 | _ | μs |
| | Propagation delay for 200mv | Low power mode | _ | 0.47 | _ | μs |
| | step with 100mV overdrive | Medium power mode | _ | 0.17 | _ | μs |
| t⊳ | | High speed power mode | _ | 37 | _ | ns |
| τD | Decreasing delegation for full | Ultra low power mode | _ | 1.57 | _ | μs |
| | Propagation delay for full | Low power mode | _ | 0.80 | _ | μs |
| | range step with 100mV | Medium power mode | _ | 0.21 | _ | μs |
| | | High speed power mode | _ | 46 | _ | ns |
| | | Ultra low power mode | _ | 1.53 | _ | |
| | Current consumption | Low power mode | _ | 2.84 | _ | |
| I _{DD} | Current consumption | Medium power mode | _ | 8.11 | _ | μA |
| | | High speed power mode | _ | 66.00 | _ | |
| Voffset | Offset error | _ | _ | ±12 | _ | mV |
| | | No Hysteresis | _ | 0 | _ | |
| | l hystoropia Valtors | Low Hysteresis | _ | 10 | _ | mV |
| V _{hyst} | Hysteresis Voltage | Medium Hysteresis | _ | 18 | _ | |
| | | High Hysteresis | _ | 36 | _ | |

^{(1).} Guaranteed by design, not tested in production.

^{(2).} Shortest sampling time can be determined in the application by multiple iterations.



4.16 DAC characteristics

Table 4-34. DAC characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------------------|---|--|-----|-----|--------------------|------|
| V _{DDA} ⁽¹⁾ | Operating voltage | _ | 2.6 | 3.3 | 3.6 | V |
| R _{LOAD} ⁽²⁾ | Load resistance | Resistive load with buffer ON | 5 | _ | _ | kΩ |
| Ro ⁽²⁾ | Impedance output with buffer OFF | _ | _ | _ | 15 | kΩ |
| C _{LOAD} (2) | Load capacitance | No pin/pad capacitance included | _ | _ | 50 | pF |
| DAC_OUT | Lower DAC_OUT voltage | | 0.0 | | | ., |
| min ⁽²⁾ | with buffer ON | _ | 0.2 | _ | _ | V |
| DAC_OUT max ⁽²⁾ | Higher DAC_OUT voltage with buffer ON | _ | _ | _ | V _{DDA} - | V |
| DAC_OUT min ⁽²⁾ | Lower DAC_OUT voltage with buffer OFF | _ | _ | 0.5 | | mV |
| DAC_OUT max ⁽²⁾ | Higher DAC_OUT voltage with buffer OFF | _ | _ | _ | V _{DDA} - | V |
| I _{DDA} ⁽¹⁾ | DAC current consumption | With no load, middle code(0x800) on the input, V_{REF+} = 3.6 V | | 380 | | μΑ |
| IDDA**/ | in quiescent mode | With no load, worst code(0xF1C) on the input, V_{REF+} = 3.6 V | _ | 460 | | μΑ |
| (4) | DAC current consumption | With no load, middle code(0x800) on the input, V_{REF+} = 3.6 V | _ | 120 | _ | μА |
| IDDVREF+ ⁽¹⁾ | in quiescent mode | With no load, worst code(0xF1C) on the input, V_{REF+} = 3.6 V | | 320 | _ | μΑ |
| DNL ⁽¹⁾ | Differential non-linearity error | DAC in 12-bit mode | _ | _ | ±3 | LSB |
| INL ⁽¹⁾ | Integral non-linearity | DAC in 12-bit mode | _ | _ | ±4 | LSB |
| Offset ⁽¹⁾ | Offset error | DAC in 12-bit mode | _ | _ | ±12 | LSB |
| GE ⁽¹⁾ | Gain error | DAC in 12-bit mode | _ | _ | ±0.5 | % |
| T _{setting} (1) | Settling time | $C_{LOAD} \leqslant 50$ pF, $R_{LOAD} \geqslant 5$ k Ω | _ | 0.3 | 1 | μs |
| T _{wakeup} ⁽²⁾ | Wakeup from off state | _ | | 5 | 10 | μs |
| Update rate ⁽²⁾ | Max frequency for a correct DAC_OUT change from code i to i±1LSBs | $C_{\text{LOAD}} \leqslant 50 \text{ pF, R}_{\text{LOAD}} {\geqslant} 5 \text{ k}\Omega$ | _ | _ | 4 | MS/s |
| PSRR ⁽²⁾ | Power supply rejection | _ | 55 | 80 | _ | dB |



| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------|------------------------|------------|-----|-----|-----|------|
| | ratio | | | | | |
| | (to V _{DDA}) | | | | | |

- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.

4.17 I2C characteristics

Table 4-35. I2C characteristics (1) (2) (3)

| Symbol | Parameter | Conditi | Standard Fast mode | | node | ast mode plus | | Unit | |
|--------------------------|---------------------------|---------|--------------------|------|------|---------------|------|------|----|
| | | Olis | Min | Max | Min | Max | Min | Max | |
| tscL(H) | SCL clock high time | | 4.0 | _ | 0.6 | _ | 0.2 | - | μs |
| t _{SCL (L)} | SCL clock low time | _ | 4.7 | _ | 1.3 | _ | 0.5 | _ | μs |
| t _{su(SDA)} | SDA setup time | _ | 2 | _ | 0.8 | _ | 0.1 | _ | μs |
| t _{h(SDA)} | SDA data hold time | _ | 250 | _ | 250 | _ | 130 | _ | ns |
| t _{r(SDA/SCL)} | SDA and SCL rise time | ١ | l | 1000 | 20 | 300 | _ | 120 | ns |
| t _f (SDA/SCL) | SDA and SCL fall time | | 4 | 300 | 2 | 300 | 2 | 120 | ns |
| t _{h(STA)} | Start condition hold time | | 4.0 | | 0.6 | | 0.26 | 1 | μs |

^{(1).} Guaranteed by design, not tested in production.

4.18 SPI characteristics

Table 4-36. Standard SPI characteristics (1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------|------------------------|---|-------|-------|-------|------|
| f _{SCK} | SCK clock frequency | _ | | _ | 27 | MHz |
| tsck(H) | SCK clock high time | Master mode, $f_{PCLKx} = 108 \text{ MHz}$, presc = 8 | 35.04 | 37.04 | 39.04 | ns |
| tsck(L) | SCK clock low time | Master mode, f _{PCLKx} = 108 MHz, presc = 8 | 35.04 | 37.04 | 39.04 | ns |
| | | SPI master mode | | | | |
| tv(MO) | Data output valid time | _ | _ | 5 | 6 | ns |
| t _{H(MO)} | Data output hold time | _ | 3 | _ | _ | ns |
| t _{SU(MI)} | Data input setup time | _ | 1 | _ | _ | ns |

^{(2).} Test condition: GPIO_SPEED set 2MHz and external pull-up resistor value is $1k\Omega$ when operate EEPROM with I2C.

^{(3).} The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.



| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------|--------------------------|----------------|-----|-----|-----|------|
| t _{H(MI)} | Data input hold time | _ | 0 | _ | _ | ns |
| | | SPI slave mode | | | | |
| tsu(NSS) | NSS enable setup time | _ | 0 | _ | _ | ns |
| t _{H(NSS)} | NSS enable hold time | _ | 1 | _ | _ | ns |
| t _{A(SO)} | Data output access time | _ | 9 | _ | 13 | ns |
| t _{DIS(SO)} | Data output disable time | _ | 9 | _ | 13 | ns |
| t _V (so) | Data output valid time | _ | _ | 14 | 16 | ns |
| t _{H(SO)} | Data output hold time | _ | 11 | _ | _ | ns |
| t _{SU(SI)} | Data input setup time | _ | 0 | _ | | ns |
| t _{H(SI)} | Data input hold time | _ | 3 | _ | _ | ns |

^{(1) .}Based on characterization, not tested in production.

4.19 I2S characteristics

Table 4-37. I2S characteristics (1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|----------------------------------|-----------------------------|-------|-------|----------|------|
| | | Master mode (data: 16 bits, | 3.084 | 3.086 | 3.088 | |
| fcĸ | Clock frequency | Audio frequency = 96 kHz) | 3.064 | 3.000 | 3.000 | MHz |
| | | Slave mode | 0 | _ | 10 | |
| t _H | Clock high time | | 162 | _ | _ | ns |
| t∟ | Clock low time | _ | 162 | _ | _ | ns |
| t _{V(WS)} | WS valid time | Master mode | 0 | _ | | ns |
| t _{H(WS)} | WS hold time | Master mode | 0 | _ | - | ns |
| t _{SU(WS)} | WS setup time | Slave mode | 0 | _ | - | ns |
| t _{H(WS)} | WS hold time | Slave mode | 2 | _ | _ | ns |
| DuCy _(sck) | I2S slave input clock duty cycle | Slave mode | _ | 50 | | % |
| tsu(sd_mr) | Data input setup time | Master mode | 2 | _ | _ | ns |
| tsu(SD_SR) | Data input setup time | Slave mode | 0 | _ | _ | ns |
| tH(SD_MR) | Data input hald time | Master receiver | 0 | _ | _ | ns |
| tH(SD_SR) | Data input hold time | Slave receiver | 1 | _ | _ | ns |
| t (0D 0T) | Data autaut valid time | Slave transmitter | | | 12 | 20 |
| tv(SD_ST) | Data output valid time | (after enable edge) | | _ | 12 | ns |
| th/OD OT) | Data output hold time | Slave transmitter | 7 | | | no |
| th(SD_ST) | Data output hold time | (after enable edge) | , | | | ns |
| t.(CD_MT) | Data autaut valid tima | Master transmitter | | | 7 | 20 |
| tv(SD_MT) | Data output valid time | (after enable edge) | | | <i>'</i> | ns |
| th/CD MT\ | Data output hold time | Master transmitter | 4 | | | ns |
| th(SD_MT) | Data output noid time | (after enable edge) | 4 | | | 115 |

^{(1) .}Based on characterization, not tested in production.



4.20 USART characteristics

Table 4-38. USART characteristics (1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|---------------------|------------------------------|------|-----|-----|------|
| f _{SCK} | SCK clock frequency | f _{PCLKx} = 108 MHz | _ | _ | 54 | MHz |
| tsck(H) | SCK clock high time | f _{PCLKx} = 108 MHz | 9.26 | _ | _ | ns |
| tsck(L) | SCK clock low time | f _{PCLKx} = 108 MHz | 9.26 | _ | _ | ns |

^{(1) .}Based on characterization, not tested in production.

4.21 USBFS characteristics

Table 4-39. USB FS start up time

| Symbol | Parameter | Max | Unit |
|-------------------------|--------------------|-----|------|
| tstartup ⁽¹⁾ | USBFS startup time | 1 | μs |

^{(1).} Guaranteed by design, not tested in production.

Table 4-40. USBFS DC electrical characteristics

| Symbol | | Parameter | Conditions | Min | Тур | Max | Unit | |
|-----------------------|-----------------|--------------------------------|---------------------------------|------|------|------|------|--|
| | $V_{DD} \\$ | USBFS operating voltage | _ | 3 | _ | 3.6 | ٧ | |
| | V_{DI} | Differential input sensitivity | | 0.2 | | | | |
| Input | Vсм | Differential common mode | Includes Verrange | 0.8 | | 2.5 | | |
| levels ⁽¹⁾ | V CM | range | Includes V _{DI} range | 0.6 | _ | 2.5 | V | |
| | Vse | Single ended receiver | | 1.3 | | 2.0 | | |
| | | threshold | | 1.3 | | 2.0 | | |
| Output | V_{OL} | Static output level low | R _L of 1.0K to 3.6 V | _ | 0.06 | 0.3 | V | |
| Levels ⁽²⁾ | V_{OH} | Static output level high | R_L of 15 K to V_{SS} | 2.8 | 3.3 | 3.6 | V | |
| R _{PD} (2 |) | PA11, PA12(USB_DM/DP) | VIN = VDD | 17 | 21 | 24 | | |
| KPD' | PA9(USB_VBUS) | | VIN = VDD | 0.65 | | 2.0 | kΩ | |
| R _{PU} (2 |) | PA11, PA12(USB_DM/DP) | VIN = Vss | 1.5 | 1.6 | 2.1 | V71 | |
| KPU\- | , | PA9(USB_VBUS) | VIN = VSS | 0.25 | 0.35 | 0.55 | | |

^{(1).} Guaranteed by design, not tested in production.

Table 4-41. USB FS electrical characteristics (1)


| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|---------------------------------|---------------------------------|-----|-----|-----|------|
| t _R | Rise time | C _L = 50 pF | 4 | ı | 20 | ns |
| t _F | Fall time | C _{L =} 50 pF | 4 | _ | 20 | ns |
| t _{RFM} | Rise/ fall time matching | t _R / t _F | 90 | _ | 110 | % |
| V _{CRS} | Output signal crossover voltage | | 1.3 | | 2.0 | V |

^{(1).} Guaranteed by design, not tested in production.

Figure 4-6. USB FS timings: definition of data signal rise and fall time

^{(2).} Based on characterization, not tested in production.





4.22 TIMER characteristics

Table 4-42. TIMER characteristics (1)

| Symbol | Parameter | Conditions | Min | Max | Unit | |
|-------------------------|--------------------------|-----------------------|--------|---------------|------------|--|
| 4 | Timer resolution time | _ | 1 | _ | tTIMERXCLK | |
| t _{res} | Timer resolution time | ftimerxclk = 108 MHz | 9.26 | _ | ns | |
| f | Timer external clock | _ | 0 | ftimerxclk/2 | MHz | |
| f EXT | frequency | ftimerxclk = 108 MHz | 0 | 54 | MHz | |
| RES | Timer resolution | _ | _ | 16/32 | bit | |
| | 16-bit counter clock | _ | 1 | 65536 | tTIMERXCLK | |
| tcounter | period when internal | ftimerxclk = 108 MHz | 0.0093 | 606.8 | | |
| | clock is selected | TIIMERXCLK = TOO MINZ | 0.0093 | 606.8 | μs | |
| they count | Maximum possible count | _ | _ | 65536 × 65536 | timerxclk | |
| t _{MAX_} COUNT | iviaximum possible count | ftimerxclk = 108 MHz | | 39.8 | S | |

^{(1).} Guaranteed by design, not tested in production.

4.23 WDGT characteristics

Table 4-43. FWDGT min/max timeout period at 40 kHz (IRC40K) (1)

| Prescaler divider | PR[2:0] bits | Min timeout RLD[11:0] = 0x000 | Max timeout RLD[11:0] = 0xFFF | Unit |
|-------------------|--------------|-------------------------------|-------------------------------|------|
| 1/4 | 000 | 0.1 | 409.6 | |
| 1/8 | 001 | 0.2 | 819.2 | |
| 1/16 | 010 | 0.4 | 1638.4 | |
| 1/32 | 011 | 0.8 | 3276.8 | ms |
| 1/64 | 100 | 1.6 | 6553.6 | |
| 1/128 | 101 | 3.2 | 13107.2 | |
| 1/256 | 110 or 111 | 6.4 | 26214.4 | |

^{(1).} Guaranteed by design, not tested in production.

Table 4-44. WWDGT min-max timeout value at 108 MHz (f_{PCLK1})⁽¹⁾

| Prescaler divider | PSC[2:0] | Min timeout value CNT[6:0] = 0x40 | Unit | Max timeout value CNT[6:0] = 0x7F | Unit | |
|-------------------|----------|--------------------------------------|------|--------------------------------------|------|--|
| 1/1 | 00 | 37.9 | | 2.43 | | |
| 1/2 | 01 | 75.9 | | 4.85 | | |
| 1/4 | 10 | 151.7 | μs | 9.71 | ms | |
| 1/8 | 11 | 303.4 | | 19.42 | | |

^{(1).} Guaranteed by design, not tested in production.

4.24 Parameter conditions

Unless otherwise specified, all values given for $V_{DD} = V_{DDA} = 3.3 \text{ V}$, $T_A = 25 \, ^{\circ}\text{C}$.



5 Package information

5.1 LQFP48 package outline dimensions

Figure 5-1. LQFP48 package outline




Table 5-1. LQFP48 package dimensions

| Symbol | Min | Тур | Max |
|--------|------|------|------|
| А | _ | _ | 1.60 |
| A1 | 0.05 | _ | 0.15 |
| A2 | 1.35 | 1.40 | 1.45 |
| А3 | 0.59 | 0.64 | 0.69 |
| b | 0.18 | _ | 0.26 |
| b1 | 0.17 | 0.20 | 0.23 |
| С | 0.13 | _ | 0.17 |
| c1 | 0.12 | 0.13 | 0.14 |
| D | 8.80 | 9.00 | 9.20 |
| D1 | 6.90 | 7.00 | 7.10 |
| E | 8.80 | 9.00 | 9.20 |



| eB | 8.10 | _ | 8.25 | |
|----|----------|------|------|--|
| E1 | 6.90 | 7.00 | 7.10 | |
| е | 0.50 BSC | | | |
| L | 0.45 | _ | 0.75 | |
| L1 | 1.00 REF | | | |
| θ | 0 | _ | 7° | |

(Original dimensions are in millimeters)



5.1. QFN32 package outline dimensions

Figure 5-2 QFN32 package outline




Table 5-2. QFN32 package dimensions

| Symbol | Min | Тур | Max | | |
|--------|----------|----------|------|--|--|
| Α | 0.70 | 0.75 | 0.80 | | |
| A1 | _ | 0.02 | 0.05 | | |
| D | 4.90 | 5.00 | 5.10 | | |
| D2 | 3.40 | 3.50 | 3.60 | | |
| Е | 4.90 | 5.00 | 5.10 | | |
| E2 | 3.40 | 3.50 | 3.60 | | |
| b | 0.18 | 0.25 | 0.30 | | |
| С | 0.18 | 0.20 | 0.25 | | |
| е | | 0.50 BSC | | | |
| Ne | 3.50 BSC | | | | |
| L | 0.35 | 0.40 | 0.45 | | |
| h | 0.30 | 0.35 | 0.40 | | |

(Original dimensions are in millimeters)



5.2. QFN28 package outline dimensions

Figure 5-3 QFN28 package outline




Table 5-3. QFN28 package dimensions

| Symbol | Min | Тур | Max | | |
|--------|----------|----------|------|--|--|
| А | 0.70 | 0.75 | 0.80 | | |
| A1 | 0 | 0.02 | 0.05 | | |
| b | 0.15 | 0.20 | 0.25 | | |
| b1 | | 0.14 REF | | | |
| С | 0.18 | 0.20 | 0.25 | | |
| D | 3.90 | 4.00 | 4.10 | | |
| D2 | 2.70 | 2.80 | 2.90 | | |
| Е | 3.90 | 4.00 | 4.10 | | |
| E2 | 2.70 | 2.80 | 2.90 | | |
| е | | 0.40 BSC | | | |
| Ne | 2.40 BSC | | | | |
| Nd | 2.40 BSC | | | | |
| L | 0.25 | 0.35 | 0.45 | | |
| h | 0.30 | 0.35 | 0.40 | | |

(Original dimensions are in millimeters)



6 Ordering information

Table 6-1. Part ordering code for GD32F350xx devices

| Ordering code | Flash (KB) | Package | Package type | Temperature operating range |
|---------------|------------|---------|--------------|--|
| GD32F350G4U6 | 16 | QFN28 | Green | Industrial |
| GD32F350G6U6 | 32 | QFN28 | Green | -40 °C to +85 °C Industrial -40 °C to +85 °C |
| GD32F350G8U6 | 64 | QFN28 | Green | Industrial -40 °C to +85 °C |
| GD32F350K4U6 | 16 | QFN32 | Green | Industrial -40 °C to +85 °C |
| GD32F350K6U6 | 32 | QFN32 | Green | Industrial -40 °C to +85 °C |
| GD32F350K8U6 | 64 | QFN32 | Green | Industrial -40 °C to +85 °C |
| GD32F350C4T6 | 16 | LQFP48 | Green | Industrial -40 °C to +85 °C |
| GD32F350C6T6 | 32 | LQFP48 | Green | Industrial -40 °C to +85 °C |
| GD32F350C8T6 | 64 | LQFP48 | Green | Industrial -40 °C to +85 °C |
| GD32F350CBT6 | 128 | LQFP48 | Green | Industrial -40 °C to +85 °C |
| GD32F350R4T6 | 16 | LQFP64 | Green | Industrial -40 °C to +85 °C |
| GD32F350R6T6 | 32 | LQFP64 | Green | Industrial -40 °C to +85 °C |
| GD32F350R8T6 | 64 | LQFP64 | Green | Industrial -40 °C to +85 °C |
| GD32F350RBT6 | 128 | LQFP64 | Green | Industrial -40 °C to +85 °C |



7 Revision history

Table 7-1. Revision history

| Revision No. | Description | Date |
|--------------|--|--------------|
| 1.0 | Initial Release | Jun.6, 2017 |
| 1.1 | Characteristics values updated | Jun.20, 2017 |
| 1.2 | Repair history accumulation error | Jan.24, 2018 |
| 1.3 | Characteristics values updated | Jun.1, 2019 |
| 1.4 | Characteristics values, logo, package information and ordering information updated | Oct.8, 2019 |



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2019 GigaDevice - All rights reserved